

# Influence of $\text{Al}_2\text{O}_3/\text{In}_{0.76}\text{Si}_{0.24}\text{O}_{0.99}\text{C}_{0.01}$ interface on reliability for oxide thin film transistor

**K. Kurishima**<sup>1,2</sup>, **T. Nabatame**<sup>2</sup>, **T. Onaya**<sup>1,2</sup>, **T. Kizu**<sup>2</sup>, **K. Tsukagoshi**<sup>2</sup>, **A. Ohi**<sup>2</sup>, **N. Ikeda**<sup>2</sup>, **T. Chikyow**<sup>2</sup>, and **A. Ogura**<sup>1</sup>

<sup>1</sup> Meiji University, 1-1-1 Higashimita, Tama-ku, Kawasaki, Kanagawa, 214-8571, Japan

<sup>2</sup> National Institute for Materials Science, 1-1 Namiki, Tsukuba, 305-0044, Japan

Recently, influence of dipole and fixed charge of  $\text{SiO}_2/\text{Al}_2\text{O}_3$  interface on threshold voltage ( $V_{\text{th}}$ ) control has been reported in back-gate-type Indium oxide ( $\text{InO}_x$ )-based thin film transistors (TFTs) with  $\text{SiO}_2/\text{Al}_2\text{O}_3$  dielectric [1]. Previously, effect of In-Si-O film as a new  $\text{InO}_x$ -based channel material on stability of transistor properties was demonstrated [2]. Here, we pay attention to characteristics at interface between the  $\text{Al}_2\text{O}_3$  dielectric and  $\text{In}_{0.76}\text{Si}_{0.24}\text{O}_{0.99}\text{C}_{0.01}$  (ISOC) channel of ISOC TFT with  $\text{Al}_2\text{O}_3$  dielectric. In this paper, we focus on the reliability of bottom-gate-type ISOC TFT with  $\text{Al}_2\text{O}_3$  dielectric.

The bottom-gate-type ISOC TFTs were fabricated as follows. At first, Pt gate electrode was patterned on Si/ $\text{SiO}_2$  substrate using photolithographic process. Next, a 30-nm-thick  $\text{Al}_2\text{O}_3$  film was deposited on Pt gate electrode by ALD at 300 °C using TMA precursor and  $\text{H}_2\text{O}$  gas and was annealed at 300 °C in  $\text{O}_2$ . A 10-nm-thick ISOC film was subsequently deposited on  $\text{Al}_2\text{O}_3$  film by sputtering using SiC and  $\text{In}_2\text{O}_3$  targets and was annealed at 300 °C in air. The Au (100 nm)/Ti (10 nm) source/drain electrodes were patterned on ISOC film and was finally annealed at 250 °C in  $\text{O}_3$ .

Fig. 1 shows typical  $I_d$ - $V_g$  properties of the TFT with  $\text{Al}_2\text{O}_3$  dielectric. The  $V_{\text{th}}$ , on/off current ration and field-effect-mobility value of  $\text{Al}_2\text{O}_3/\text{ISOC}$  TFT were -0.3 V,  $6.4 \times 10^8$  and  $15.2 \text{ cm}^2/\text{Vs}$ , respectively. The lower subthreshold swing (SS) of 88.5 mV/decade was obtained. Negative gate bias stress was applied to examine stability of transistor properties of  $\text{Al}_2\text{O}_3/\text{ISOC}$  TFT. The change of  $V_{\text{th}}$  ( $\Delta V_{\text{th}}$ ) increased with increasing the  $V_g$ - $V_{\text{th}}$  (Fig. 2 (a)). The  $\Delta V_{\text{th}}$  in  $\text{Al}_2\text{O}_3/\text{ISOC}$  TFT was -4.6 V at a stress time of 3 h when  $V_g$ - $V_{\text{th}}$  was applied -10 V. This suggested that the ISOC channel body was depleted, and the holes near the  $\text{Al}_2\text{O}_3/\text{ISOC}$  interface were trapped by deep donor-like trap states, as shown in Fig. 2(b) [3].

[1] K. Kurishima *et al.*, *J. Vac. Sci. Technol. A* **33**, 061506 (2015).

[2] N. Mitoma *et al.*, *Appl. Phys. Lett.* **104**, 102103 (2014).

[3] W-T. Chen *et al.*, *IEEE Electron Device Lett.*, vol. **32**, no. 3, pp. 1552-1554, Nov. (2011).

<sup>+</sup> Author for correspondence: kuri1109@meiji.ac.jp




Figure 1  $I_d$ - $V_g$  and  $I_g$ - $V_g$  characteristics of the  $\text{Al}_2\text{O}_3/\text{ISOC}$  TFT. The SS was 88.5 mV/decade.




Figure 2 (a) The  $\Delta V_{\text{on}}$  as a function of stress time under NBS and (b) a band diagram of  $\text{Al}_2\text{O}_3/\text{ISOC}$  TFT.