

## Electronic and Photonic Devices, Circuits and Applications Room Davis Hall 101 - Session EP+HM+MD-MoA

### Processes/Devices I

Moderator: Yuhao Zhang, Virginia Tech

**1:45pm EP+HM+MD-MoA-1 Gallium Oxide – Heterogenous Integration with Diamond for Advanced Device Structures**, *H. Kim, A. Bhat, A. Nandi, V. Charan, I. Sanyal, A. Mishra, Z. Abdallah, M. Smith, J. Pomeroy, D. Cherns, Martin Kuball*, University of Bristol, UK

INVITED

Potentials for heterogenous integration of Ga<sub>2</sub>O<sub>3</sub> with high thermal conductivity materials such as diamond for enabling energy-efficient kV-class power devices are being discussed. The integration alleviates Ga<sub>2</sub>O<sub>3</sub> material drawbacks such as its low thermal conductivity and inefficient hole conductivity. The benefits of heterogeneous integration are for example demonstrated through electrical and thermal simulations of a Ga<sub>2</sub>O<sub>3</sub>-Al<sub>2</sub>O<sub>3</sub>-diamond superjunction based Schottky barrier diode. The simulation studies show that the novel device has potential to break the R<sub>ON</sub>-breakdown voltage limit of Ga<sub>2</sub>O<sub>3</sub>, while showing relatively low rise in temperature compared to conventional devices. As step into their realization, experimental Al<sub>2</sub>O<sub>3</sub> assessment namely ledge features in the capacitance-voltage (CV) profiles of Ga<sub>2</sub>O<sub>3</sub> metal-oxide-semiconductor (MOS) capacitors were investigated using UV-assisted CV measurements; an interface trapping model is presented whereby the capacitance ledge is associated with carrier trapping in deep-level states at the Al<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> interface. Trench-Schottky Barrier diodes with breakdown voltage in excess of 1.5kV were demonstrated. First steps for the materials integration of Ga<sub>2</sub>O<sub>3</sub> with diamond towards a superjunction based trench-Schottky barrier diode, including epitaxial growth of Ga<sub>2</sub>O<sub>3</sub> on single crystal diamond substrates are being reported.

**2:15pm EP+HM+MD-MoA-3 Highly Scaled  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET with 5.4 MV/cm Average Breakdown Field and Near 50 GHz f<sub>MAX</sub>**, *Chinmoy Nath Saha, A. vaidya, SUNY at Buffalo; A. Bhuiyan, L. Meng, Ohio State University; S. Sharma, SUNY at Buffalo; H. Zhao, Ohio State University; U. Singiseti*, SUNY at Buffalo

This letter reports the high performance  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> thin channel MOSFET with T gate and degenerately doped source/drain contacts regrown by Metal Organic Chemical Vapour Deposition (MOCVD). Device epitaxial layer was grown by Ozone MBE. Highly scaled T-gate (L<sub>G</sub>=160-200 nm) was fabricated to achieve enhanced RF performance and passivated with 200 nm Silicon Nitride (Si<sub>3</sub>N<sub>4</sub>). Peak drain current (I<sub>D,MAX</sub>) of 285 mA/mm and peak trans-conductance (g<sub>m</sub>) of 52 mS/mm were measured at 10 V drain bias with 23.5  $\Omega$  mm on resistance (R<sub>on</sub>). Metal/n+ contact resistance of 0.078  $\Omega$  mm was extracted from Transfer Length Measurements (TLM). Channel sheet resistance was measured to be 14.2 Kiloohm/square from cross bar structure. Based on TLM and cross bar measurements, we determined that on resistance (R<sub>on</sub>) is possibly dominated by interface resistance between channel and regrown layer. Different growth methods originating from MBE channel layer and MOCVD regrown n++ layer can cause this high interface resistance. A gate-to-drain breakdown voltage (V<sub>BDG</sub>) of 192 V is measured for L<sub>GD</sub>= 355 nm resulting in average breakdown field (E<sub>AVG</sub>) of 5.4 MV/cm. This E<sub>AVG</sub> is the highest reported among all sub-micron gate length lateral FETs. And highest overall without using any intentional field plate techniques. Current gain cut off frequency (f<sub>T</sub>) of 11 GHz and record power gain cut off frequency (f<sub>MAX</sub>) of approximately 48 GHz were extracted from small signal measurements. f<sub>T</sub> is possibly limited by DC-RF dispersion due to interface traps which need further investigation. We observed moderate DC-RF dispersion at 200 ns pulse width (for both output and transfer curve) which can corroborate our theory. We recorded f<sub>T</sub>.V<sub>BR</sub> product of 2.112 THz.V for 192 V breakdown voltage which is similar to GaN HEMT devices. Our device surpasses the switching figure of merit of Silicon because of low on resistance and high breakdown voltage, and competitive with mature wide-band gap devices. Proper surface cleaning between channel and regrowth layer and sub-100 nm T gate device structure can pave the way for better RF performance.

**2:30pm EP+HM+MD-MoA-4 Demonstration of a  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Lateral Diode Full-Wave Rectifier Monolithic Integrated Circuit**, *Jeremiah Williams, J. Piel, A. Islam, N. Hendricks, D. Dryden, N. Moser*, Air Force Research Laboratory, Sensors Directorate; *W. Wang*, Wright State University; *K. Liddy, M. Ngo*, Air Force Research Laboratory, Sensors Directorate; *N. Sepelak*, KBR Inc.; *A. Green*, Air Force Research Laboratory, Sensors Directorate

Beta Gallium Oxide (Ga<sub>2</sub>O<sub>3</sub>) is well positioned excel in high power density applications due to its wide band gap, critical field strength, multiple shallow donor species, and melt grown native substrates. Monolithic integrated circuits (ICs) can advance Ga<sub>2</sub>O<sub>3</sub> by reducing the size, weight, and connectivity parasitics of components. Lateral topologies with thin epitaxy on insulating substrates enable simple fabrication and integration of RF components. This work utilizes this system to demonstrate a fundamental circuit, the diode full-wave rectifier, with an accompanying design study of the interdigitated lateral diode topology.

The devices (Fig. 1) are fabricated from a 65 nm Si-doped Ga<sub>2</sub>O<sub>3</sub> epitaxial layer grown by MBE on a Fe-doped Ga<sub>2</sub>O<sub>3</sub> substrate. Epitaxy carrier concentration is measured to be 2x10<sup>18</sup> cm<sup>-3</sup> from C-V test structures (Fig. 2). The cathode is a Ti/Al/Ni/Au Ohmic contact annealed at 470 °C. The devices are isolated with a BCl<sub>3</sub> ICP mesa etch. A field-plate and surface passivation oxide of 80 nm thick Al<sub>2</sub>O<sub>3</sub> is deposited by ALD. The anode is a Ni/Au Schottky contact. A full-wave rectifier and 16 diode variations are evaluated. The diodes have square and rounded contacts; anode finger counts of 1, 2, 4, and 8; and anode-cathode lengths (L<sub>A-C</sub>) of 5, 7, and 12  $\mu$ m. Anode length is 4  $\mu$ m and width is 48  $\mu$ m. The diodes in the rectifier have round contacts, 4 anode fingers, and 12  $\mu$ m L<sub>A-C</sub> (Fig. 3). The rectifier is measured on-chip with micro probes. An AC signal is generated with a high-voltage amplifier and measured on an oscilloscope. The output of the rectifier to a 47 k $\Omega$  load is measured differentially, using a voltage divider to protect the oscilloscope from voltage spikes (Fig. 4).

The rectifier successfully demonstrates full-wave rectification of sine waves up to 144 V<sub>rms</sub> (205 V peak) and 400 Hz (Fig. 5). The rectifier demonstrates 83 % efficiency and 0.78 W peak power. To the authors' knowledge, this is the first demonstration of a diode full-waver rectifier IC in Ga<sub>2</sub>O<sub>3</sub>. From the lateral diode design study, rounded contacts improve the average breakdown voltage (V<sub>bk</sub>) by 20% (+41 V) without effecting specific on-resistance (R<sub>on,sp</sub>) (Fig. 6). The number of anode fingers does not statistically affect V<sub>bk</sub>, and improves average R<sub>on,sp</sub> by 18% (-0.45 m $\Omega$ -cm<sup>2</sup>) at eight (Fig. 7). Scaling L<sub>A-C</sub> to 5, 7, and 12  $\mu$ m also scales average R<sub>on,sp</sub> to 2.0, 2.9, and 8.6 m $\Omega$ -cm<sup>2</sup>. Average V<sub>bk</sub> scales as well, but with no change between 5 and 7  $\mu$ m L<sub>A-C</sub> (248, 242, and 341 V) (Fig. 8). The J-V characteristics of a single diode (round contacts, eight fingers, 5  $\mu$ m L<sub>A-C</sub>) are included in Fig. 9.

**2:45pm EP+HM+MD-MoA-5 Improved Breakdown Strength of Lateral  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs Using Aerosol-Spray-Printed hBN-BCB Composite Encapsulation**, *Daniel Dryden*, Air Force Research Laboratory, Sensors Directorate; *L. Davidson*, KBR, Inc.; *K. Liddy, J. Williams, T. Pandhi, A. Islam, N. Hendricks, J. Piel*, Air Force Research Laboratory, Sensors Directorate; *N. Sepelak*, KBR, Inc.; *D. Walker, Jr., K. Leedy*, Air Force Research Laboratory, Sensors Directorate; *T. Asel, S. Mou*, Air Force Research Laboratory, Materials and Manufacturing Directorate, USA; *F. Ouchen*, KBR, Inc.; *E. Heckman, A. Green*, Air Force Research Laboratory, Sensors Directorate

Beta gallium oxide ( $\beta$ -Ga<sub>2</sub>O<sub>3</sub>) has shown promise for high-voltage power devices and power switching due to its large critical field strength E<sub>c</sub> estimated at 8 MV/cm [1]. Dielectric passivation and testing under Fluorinert immersion [2] are used to increase breakdown voltage V<sub>bk</sub> and avoid air breakdown, respectively, with the highest V<sub>bk</sub> lateral Ga<sub>2</sub>O<sub>3</sub> devices using polymer passivation [3]. The polymer benzocyclobutene (BCB) exhibits high dielectric strength, low parasitics, and good manufacturability [4,5]. It may be loaded with hexagonal boron nitride (hBN), improving thermal conductivity, dielectric response, and mechanical durability [6]. Coatings can be applied via aerosol jet printing, allowing multiple experimental conditions across devices on a single sample. Here, lateral  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs encapsulated with hBN-loaded BCB (hBN-BCB) which exhibit significantly enhanced V<sub>bk</sub> compared to devices encapsulated with BCB alone or without encapsulation.

Si-doped  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> was grown epitaxially on a semi-insulating, Fe-doped (010) Ga<sub>2</sub>O<sub>3</sub> substrate via molecular beam epitaxy to a nominal thickness of 65 nm and a doping of 2.8+0.2x10<sup>17</sup> cm<sup>-3</sup>. Ti/Al/Ni/Au ohmic contacts were deposited and annealed at 470 °C for 60 s in N<sub>2</sub>. Ni/Au gates were deposited on a gate oxide of 20 nm Al<sub>2</sub>O<sub>3</sub> followed by a passivation oxide of 85 nm Al<sub>2</sub>O<sub>3</sub>. Thick Au contacts were formed using evaporation and electroplating. Devices with BCB or hBN-BCB were encapsulated using an

# Monday Afternoon, August 14, 2023

Optomec AJ200 aerosol jet printer. Inks consisted of Cyclotene 4022-35, cyclohexanone and terpineol, with or without hBN.

$V_{bk}$  was tested under air or Fluorinert (Figure 2). Devices tested under Fluorinert, BCB, and BCB plus Fluorinert showed a 1.7x improvement in  $V_{bk}$  over air. Devices with hBN-BCB showed an improvement of 3.7x over air and 1.35x over BCB alone. The hBN-BCB-coated devices (N=6) show significant improvement in  $V_{bk}$  over the devices coated BCB alone (N=3) with  $p < 0.011$  (single-tail heteroscedastic T-Test).

Device performance of the highest- $V_{bk}$  device are shown in Figure 3. The device, before encapsulation, had  $R_{on}$  of 683  $\Omega$ -mm,  $I_{max}$  of 3.42 mA/mm,  $G_{m,peak}$  of 1.14 mS/mm,  $V_{th}$  of -3.8 V,  $V_{off}$  of -6.5 V, and  $V_{bk}$  of 951 V ( $E_{crit,avg}$  1.23 MV/cm). Device performance was unaffected by hBN-BCB encapsulation (Fig. 3b) excepting a change in  $V_{off}$  to -8 V. No significant gate leakage was observed during device operation or breakdown. Breakdown likely occurred due to peak fields exceeding the  $E_{crit}$  of one or more materials at the drain-side edge of the gate. These results provide a significant improvement over existing encapsulation approaches in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> lateral MOSFETs.

**3:00pm EP+HM+MD-MoA-6 Wafer-Scale  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Field Effect Transistors with MOCVD-Grown Channel Layers, Carl Peterson**, University of California Santa Barbara; *F. Alema*, Agnitron Technology Incorporated; *Z. Ling*, A. Bhattacharyya, University of California Santa Barbara; *S. Roy*, University of California at Santa Barbara; *A. Osinsky*, Agnitron Technology Incorporated; *S. Krishnamoorthy*, University of California Santa Barbara

We report on the growth, fabrication, and wafer-scale characterization of lateral high-voltage MOSFETs with  $\sim 120$ - $160$  mA/mm on current on a large area 1" Synoptics™ insulating substrate. A  $\sim 170$ nm Si-doped  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> channel with an electron concentration of  $\sim 3 \times 10^{17}$  cm<sup>-3</sup> was grown via metalorganic chemical vapor deposition (MOCVD) on a 1" Fe-doped (010) bulk substrate which was subjected to a 30min HF treatment prior to growth. The growth was done using Agnitron Technology's Agilis 700 MOVPE reactor with TEGa, O<sub>2</sub>, and Disilane (Si<sub>2</sub>H<sub>6</sub>) as precursors with Ar as the carrier gas. A  $\sim 210$ nm unintentionally doped (UID) buffer layer was grown on top of the substrate. The source and drain ohmic contacts were selectively regrown and patterned with a BCl<sub>3</sub> Reactive Ion Etch (RIE) and HCl wet clean. n<sup>+</sup>  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> was then grown via MOCVD using Silane (SiH<sub>4</sub>) as the silicon precursor and a Ti/Au/Ni Ohmic metal stack was deposited on the regrown regions. A 30nm Al<sub>2</sub>O<sub>3</sub> gate dielectric was deposited via ALD at 300C. Lastly, a Ni/Au/Ni gate metal was deposited. The channel sheet charge was measured to be uniform across the wafer ( $4.6 \times 10^{12}$  cm<sup>-2</sup>  $\pm$   $0.6 \times 10^{12}$  cm<sup>-2</sup>), estimated from the MOSCAP C-V characterization ( $V_{GS}$  of +10V (accumulation) to pinch-off). The output and transfer characteristics were measured across the wafer for devices with  $1/1.5/1$   $\mu$ m  $L_{GS}/L_G/L_{GD}$  dimensions. The pinch-off voltage had a large variation across the wafer ( $-30 \pm 15$ V). The apparent charge profile from the C-V curves indicates the presence of a parasitic channel at the substrate-epilayer interface which is distributed non-uniformly across the wafer. The on-current ( $I_b$ ) measured across the wafer was more uniform about  $140 \pm 20$  mA/mm ( $V_{GS} = +10$  V,  $V_{DS} = 15$  V). CV measurements and transfer characteristics indicate a significant density of slow traps (negatively charged) at the dielectric/semiconductor interface, leading to a repeatable shift in the transfer curve from the 2<sup>nd</sup> scan onward. The MOSFET devices were measured without any field plating or passivation in Fluorinert and the three-terminal destructive breakdown voltages for 5 $\mu$ m and 20 $\mu$ m  $L_{GD}$  were 0.65 and 2.1 kV, respectively. Demonstration of wafer-scale growth, processing, and characterization of MOSFETs on a domestic bulk substrate platform reported here is a key step highlighting the technological potential of beta-Gallium Oxide. Acknowledgments: We acknowledge funding from II-VI Foundation, UES Inc. and discussions with AFRL.

**3:15pm EP+HM+MD-MoA-7 Modelling of Impedance Dispersion in Lateral  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs Due to Parallel Conductive Si-Accumulation Layer, Zequan Chen**, A. Mishra, A. Bhat, M. Smith, M. Uren, University of Bristol, UK; *S. Kumar*, M. Higashiwaki, National Institute of Information and Communications Technology, Japan; *M. Kuball*, University of Bristol, UK

Off-state leakage currents in lateral  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FET devices have previously been attributed to the presence of unintentional Si (n-type) at the interface between epitaxial layer and the substrate<sup>[1-5]</sup>, i.e. a parallel leakage conducting channel. Fe-doping ( $>10^{19}$ cm<sup>-3</sup>) near the surface of the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> substrate, followed by thermal annealing, has been proven to compensate the unintentional Si impurities, to some degree, thereby reducing leakage current in devices; however, elevated off-state currents and low on-off ratios are still observed in these devices<sup>[5]</sup>. This work is to provide an analytical model to describe the observed device frequency dispersion due

to parallel conductive Si-accumulation layers. Particularly, the dispersion is not associated with active traps as generally believed<sup>[6-8]</sup>.

Lateral  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistors here were processed on a MBE-grown epitaxial layer on Fe-surface-implanted semi-insulating  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> substrates, followed by thermal annealing<sup>[5]</sup>(Fig.1). The transfer characteristics of the device (Fig.2) reveals a large off-state leakage drain current ( $10^{-6}$ A/mm) and a small gate leakage current ( $10^{-12}$ A/mm). The gate-source capacitance-voltage ( $C_{GS}$ ) and equivalent conductance-voltage ( $G_{GS}$ ) profiles between 1kHz and 1MHz (Fig.3) reveal a background dispersion with frequency that is nearly independent of applied gate bias.

An equivalent circuit model is built for explaining impedance dispersion (Fig.4). The parallel leakage path along the entire UID/substrate interface due to Si contaminants provides a coupling path between channels and the probe pads, which are included in the analysis of the device. Therefore, the total capacitance ( $C_{GS}$ ) will be the "ideal" capacitance ( $C_{ideal}$ ) superimposed by the contributions from the capacitance and resistance underneath the gate pad ( $C_{GP}$ ,  $R_1$ ,  $C_1$ ), the resistance of the parallel leakage path ( $R_3$ ), and the capacitance and resistance under the channel ( $R_2$ ,  $C_2$ ). Utilizing this model, the measured  $C_{GS}$  and  $G_{GS}$  are well fitted (Fig.5). The exclusion of traps in the model indicates parallel coupling, instead of traps, should predominantly account for observed frequency dispersion. Moreover, from the extracted  $R_3$  in Table.1, the Si concentration at epi/substrate interface is estimated around  $1 \times 10^{18}$ cm<sup>-3</sup>, which agrees with that measured from SIMS (Fig.1). This work provides an understanding of the electrical impact of the parallel leakage path of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> devices at moderate frequencies. The signal generated by the parallel leakage can mislead impedance measurements, affecting further analysis such as  $D_{it}$  extraction in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs.

## Heterogeneous Material Integration Room Bansal Atrium - Session HM-MoP

### Heterogeneous Material Integration Poster Session I

**HM-MoP-1 Characterization of Sputtered P-Type Nickel Oxide for Ga<sub>2</sub>O<sub>3</sub> Devices, Joseph Spencer**, Naval Research Laboratory; *Y. Ma, B. Wang, M. Xiao*, Virginia Tech; *A. Jacobs, J. Hajzus*, Naval Research Laboratory; *A. Mock*, Weber State University; *T. Anderson, K. Hobart*, Naval Research Laboratory; *Y. Zhang*, Virginia Tech; *M. Tadjer*, Naval Research Laboratory  
β-Ga<sub>2</sub>O<sub>3</sub> is a promising UWBG (E<sub>G</sub> = 4.8 eV) material in the field of power electronics. However, the flat valence band of β-Ga<sub>2</sub>O<sub>3</sub> has prevented the realization of p-Ga<sub>2</sub>O<sub>3</sub>. Without shallow acceptor dopants and p-type conductivity in β-Ga<sub>2</sub>O<sub>3</sub>, the ability to fabricate high power homojunction devices (PN and JBS diodes) with appropriate field mitigation (guard rings, JTE) is not possible. While other WBG materials such as SiC and GaN can be doped to form p-type conductivity, Ga<sub>2</sub>O<sub>3</sub> must rely on a heterojunction. A heterojunction device often exhibits interface traps that negatively impact device performance.

Nickel Oxide (NiO) is a cubic WBG (3.7 eV) p-type semiconductor [1] that is stable at room temperature and forms a favorable band offset to Ga<sub>2</sub>O<sub>3</sub> [2]. Reactive ion sputtering is often used to deposit NiO thin films on Ga<sub>2</sub>O<sub>3</sub>; in our case, a NiO target was utilized to sputter at room temperature. Small changes in sputtering conditions and parameters such as deposition power and pressure, results in widely varying electrical and material properties of the NiO thin films, making characterization challenging. While accurate and repeatable values of N<sub>A</sub> can be challenging, a better understand is crucial for device fabrication.

In this work we characterized room-temperature sputtered NiO thin films using electrical methods, ellipsometry, and X-ray photoelectron spectroscopy (XPS) in an attempt to understand the properties of the films. Variations in sputtering power, pressure, and oxygen partial pressure resulted in wide ranging electrical parameters. Most deposition conditions (Table 1) result in low mobility (~1 cm<sup>2</sup>/(V·s)) and high sheet resistance (kΩ/sq – MΩ/sq) making Hall effect characterization difficult. Instead, we used Hg probe CV measurements to estimate free hole concentration (p=N<sub>A</sub>), a critical parameter for device design (Fig 1). MOS capacitance structures and Hg probe CV show N<sub>A</sub> values ranging over two order of magnitude (10<sup>17</sup>-10<sup>19</sup> cm<sup>-3</sup>) stemming from variations in the oxygen partial pressure. As more oxygen is forced into the NiO, the amount of nickel vacancies (Ni<sup>3+</sup>); the source of p-type conductivity, increases (Table 1). Other methods of NiO film characterization include ellipsometry and XPS. Ellipsometry is critical for investigating film quality, thickness, and band gap; while XPS has been used to observe the content of the Ni vacancies. We have also investigated ohmic contacts to NiO such as Ni, Pt, and PtOx (Fig. 2, Table 2), all of which produce Schottky contacts to Ga<sub>2</sub>O<sub>3</sub>. While p-type Ga<sub>2</sub>O<sub>3</sub> remains unrealized, continued material research into NiO is critical for the advancement of Ga<sub>2</sub>O<sub>3</sub> devices.

## Heterogeneous Material Integration Room Bansal Atrium - Session HM-TuP

### Heterogeneous Material Integration Poster Session II

**HM-TuP-1 Bond-and-Thin Process for Making Heterogeneous Substrate with a Thin Ga<sub>2</sub>O<sub>3</sub> Layer on Polycrystalline SiC Substrate, Alex Usenko, A. Caruso, University of Missouri-Kansas City; S. Bellinger, Semiconductor Power Technologies**

Making Power Semiconductor Devices on starting heterogeneous engineered substrates gives numerical advantages over making them on bulk blanket wafers.

For  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> it allows to mitigate its critical disadvantage – low thermal conductivity that heavily limits its applications to power semiconductor devices.

In our process flow, we bond 100 mm commercially available polycrystalline SiC wafer to 100 mm commercially available  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> wafer using room temperature surface activation bonding process. Then we thin the initial  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> to a minimum thickness needed for desired device voltage.

As each micron of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> withstand up to 800V, the typical final thickness is several microns.

Using polycrystalline SiC substrate is for 2 reasons - it is more than 10X cheaper than single crystalline one, and it can have 100X lower electrical resistance compared to regular nitrogen doped SiC. Indeed, the substrate here is just mechanical support and electrical contact, no semiconductor properties needed. For processes based on epitaxial growth - crystalline lattice is needed, while our process - wafer bonding - is independent on crystal structure.

Next we etch the continuous  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> layer into islands equal in shape and area to future power chips to be made on them. Reason is, the continuous layer will not withstand ~1000C processing steps for making MOSFETs and even Schottky diodes. The continuous layer breaks due to difference in thermal expansion. While the islands withstand the thermal processing. The process is being patented.

**HM-TuP-3 Design of 10 kV P-Diamond/I-Ga<sub>2</sub>O<sub>3</sub>/N-Ga<sub>2</sub>O<sub>3</sub> Power PN Diodes, Hunter Ellis, K. Fu, Department of Electrical and Computer Engineering, University of Utah**

$\beta$ -Ga<sub>2</sub>O<sub>3</sub> is a promising ultra-wide bandgap semiconductor material with a unique combination of ultra-wide bandgap, high breakdown field, and large wafer size [1]. Devices based on  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> are expected to be smaller, cheaper, more efficient, and more temperature- and power-resistant than other semiconductors [1,2]. However, several obstacles stop  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> from being a mainstream electronics material. Specifically, the lack of effective P-type dopants and low thermal conductivity pose significant challenges [1,3]. Since a PN junction is the basic building block for device design, the absence of P-type  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> has prevented the full exploitation of its properties, and conventional device design strategies used for Si cannot be transferred to  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>. On the other hand, high thermal conductivity is critical in electronic devices to minimize heat damage and reduce the likelihood of failure [1, 3].

A P-type diamond and N-type Ga<sub>2</sub>O<sub>3</sub> PN heterostructure could address these issues. Diamond could form an ideal heterojunction with  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> due to their ultra-wide bandgaps. Diamond is relatively easy to make P-type and has high thermal conductivity; a simulated PN junction is shown in the supplemental document [3,4]. This structure can simultaneously address both problems. However, significant work in device design and integration of epitaxial growth is needed to realize this concept.

In this study, we established a model for the PN heterojunction. We investigated the energy band diagram for the P-diamond/I-Ga<sub>2</sub>O<sub>3</sub>/N-Ga<sub>2</sub>O<sub>3</sub> structure, edge termination to mitigate electric field crowding, drift layer design (I-Ga<sub>2</sub>O<sub>3</sub>) to increase the breakdown voltage and reduce the on-resistance, and temperature dependence. We successfully designed 10 kV P-diamond/I-Ga<sub>2</sub>O<sub>3</sub>/N-Ga<sub>2</sub>O<sub>3</sub> power PN diodes, and the results are very promising for this type of ultra-wide bandgap PN heterojunction. Effects of interface states on device performance were also investigated due to the importance of epitaxial growth.

[1] A. J. Green *et al.*, "β-Gallium oxide power electronics," *APL Materials*, vol. 10, no. 2, p. 029201, 2022.

[2] Y. Yuan *et al.*, "Toward emerging gallium oxide semiconductors: A roadmap," *Fundamental Research*, vol. 1, no. 6, pp. 697-716, Nov. 2021

[3] S. Pearton *et al.*, "A review of Ga<sub>2</sub>O<sub>3</sub> materials, processing, and devices," *Applied Physics Reviews*, vol. 5, no. 1, p. 011301, 2018.

[4] P. Sittimart, S. Ohmagari, T. Matsumae, H. Umezawa, and T. Yoshitake, "Diamond/β-Ga<sub>2</sub>O<sub>3</sub> pn heterojunction diodes fabricated by low-temperature direct-bonding," *AIP Advances*, vol. 11, no. 10, p. 105114, 2021.

**HM-TuP-5 Heterogeneous Material Integration, Yash Mirchandani, Synrtec**

The use of UWBGs (Ultra-Wide Bandgap Semiconductors) based power converters is an emerging technology that will revolutionize power electronics industries. Space-rated DC-DC converters' performance and power density are primarily limited by high-power Metal Oxide Semiconductor Field Effect Transistors (MOSFETs). Power MOSFETs are very susceptible to damage and degradation from the irradiation found in space, especially ionizing radiation. As a response to the current technology gap, Synrtec in collaboration with University at Buffalo has developed a revolutionary Ga<sub>2</sub>O<sub>3</sub> technology-based UWBGs. These Ga<sub>2</sub>O<sub>3</sub> MOSFETs are capable of demonstrating more robustness to single event effects than their rad-hard power MOSFET counterparts. Because Ga<sub>2</sub>O<sub>3</sub> MOSFETs do not have a metal oxide layer, they are very robust to ionizing radiation, which prevents charge entrapment from TID in high radiation environments. After exposure to 500 krad (Si) ionizing doses, early radiation tests on first generation Ga<sub>2</sub>O<sub>3</sub> MOSFETs showed less than 4% threshold voltage variation (VTH) and less than 3% RDSON change. When the devices were in the OFF state, higher variation was reported (18% VTH and 8% RDSON). In second generation Ga<sub>2</sub>O<sub>3</sub> MOSFETs, no performance degradation has been observed from TID to 1.0 Mrad (Si). Synrtec's Gallium Oxide MOSFET, an upcoming wide bandgap material that is not only inherently radiation tolerant, but is also suitable for operating in environments with extreme temperatures such as lunar night, where the temperature changes from -153 degrees Celsius to 123 degrees Celsius, and -125 degrees Celsius to 80 degrees Celsius.

Synrtec will incorporate its Ga<sub>2</sub>O<sub>3</sub> technology into DC-DC converters with a bulk voltage of 20% to 80% and a trickle voltage of above 80%. With a maximum and minimum bulk charge timer (validated as the charge parameters), a Trickle voltage per cell (to be 2V), Boost and trickle voltage settings (Boost is 120% of the rated voltage, Trickle is 2V) and a Device switch off setting (tested on a battery under 20%). With no errors in over voltage and over current test conditions at 150% rated input for 1 sec out of every 10 seconds while maintaining an average of 100% overall rated values for the other 9 seconds. In addition, we have evaluated the success of fault detection across the entire Military Grade Temperature flow. In both buck and boost modes, power conversion efficiency exceeded 96% over the entire temperature range.

Overall, Ga<sub>2</sub>O<sub>3</sub> based power converters can bring several novel features to the US commercial market, including high breakdown voltage, high thermal conductivity, wide bandgap, and low cost.

**HM-TuP-6 Si/Ga<sub>2</sub>O<sub>3</sub> and GaAsP/Ga<sub>2</sub>O<sub>3</sub> P-N Diodes via Semiconductor Grafting, J. Zhou, D. Kim, H. Jang, Q. Lin, Jiarui Gong, University of Wisconsin - Madison; F. Alema, A. Osinsky, Agniron Technology Inc.; K. Chabak, G. Jessen, Air Force Research Laboratory; S. Pasayat, University of Wisconsin - Madison; C. Cheung, V. Gambin, Northrop Grumman; C. Gupta, Z. Ma, University of Wisconsin - Madison**

Ga<sub>2</sub>O<sub>3</sub>, an ultrawide-bandgap semiconductor, has attracted substantial attention in recent years due to its exceptional electronic properties and its vast potential in power electronics and solar-blind optoelectronics [1]. Despite these attractive properties of Ga<sub>2</sub>O<sub>3</sub>, there are some challenges to be addressed. For instance, the long-standing issue of lack of p-type doping in Ga<sub>2</sub>O<sub>3</sub> has persisted [2]. The inefficiency stems from high ionization energy of acceptors when using the common dopants in Ga<sub>2</sub>O<sub>3</sub>. As a result, the design and fabrication of high-performance bipolar Ga<sub>2</sub>O<sub>3</sub> devices, such as p-n diodes, and HBTs, are still in the research and development stage.

Semiconductor grafting [3], which enables the formation of heterostructures between two arbitrary monocrystalline semiconductors, could be the approach to overcoming the current constraints through the creation of Ga<sub>2</sub>O<sub>3</sub> heterostructures, wherein a foreign semiconductor with good p-type doping to integrate with Ga<sub>2</sub>O<sub>3</sub> at the atomic level. In this approach, an ultrathin oxide (UO) layer at sub-nanometer scale serves both as the interfacial passivation layer and an effective quantum tunneling layer. In the present case, the surface Ga<sub>2</sub>O<sub>3</sub> layer and the possible native oxide of Si should have played the role of the UO layer in the grafting approach.

# Tuesday Evening, August 15, 2023

Employing the semiconductor grafting technology, two types of Ga<sub>2</sub>O<sub>3</sub> heterojunctions are created, including Si/Ga<sub>2</sub>O<sub>3</sub> and GaAsP/Ga<sub>2</sub>O<sub>3</sub>, to address the current challenges of ineffective p-type doping in Ga<sub>2</sub>O<sub>3</sub> and lack of bipolar devices. In these two structures, p-type Si and p-type GaAsP nanomembranes (NM) are released from their respective epi substrates, transfer-printed and then subsequently chemically bonded to the n-type Ga<sub>2</sub>O<sub>3</sub> substrates, forming PN abrupt heterojunctions, and the grafted heterostructures were subsequently fabricated into PN diodes. Their respective diode schematics are shown in Figs. 1 (a) and (b), with preliminary I-V curves for both diodes displayed in Figs. 1 (c) and (d). Both Si/Ga<sub>2</sub>O<sub>3</sub> and GaAsP/Ga<sub>2</sub>O<sub>3</sub> exhibit excellent rectifying behaviors with rectification ratios of 10<sup>7</sup> and 10<sup>3</sup> at ±2V, respectively. Meanwhile, their ideality factors are characterized to be 1.13 for Si/Ga<sub>2</sub>O<sub>3</sub> diode and 1.35 for GaAsP/Ga<sub>2</sub>O<sub>3</sub> diode.

In conclusion, we have demonstrated the feasibility to fabricate Ga<sub>2</sub>O<sub>3</sub> bipolar devices via the semiconductor grafting approach. The demonstration of the high-performance Si/Ga<sub>2</sub>O<sub>3</sub> and GaAsP/Ga<sub>2</sub>O<sub>3</sub> PN diodes could lead to functional Ga<sub>2</sub>O<sub>3</sub> HBTs in the near future.

## References:

- [1] M. Higashiwaki *et al.* (2016). *Semi. Sci. and Tech.*
- [2] E. Chikoidze *et al.* (2017). *Materials Today Physics*
- [3] Liu *et al.* (2018). *arXiv:1812.10225*.

## Author Index

### Bold page numbers indicate presenter

— A —

Abdallah, Z.: EP+HM+MD-MoA-1, 1  
Alema, F.: EP+HM+MD-MoA-6, 2; HM-TuP-6, 4  
Anderson, T.: HM-MoP-1, 3  
Asel, T.: EP+HM+MD-MoA-5, 1  
— B —  
Bellinger, S.: HM-TuP-1, 4  
Bhat, A.: EP+HM+MD-MoA-1, 1; EP+HM+MD-MoA-7, 2  
Bhattacharyya, A.: EP+HM+MD-MoA-6, 2  
Bhuiyan, A.: EP+HM+MD-MoA-3, 1  
— C —  
Caruso, A.: HM-TuP-1, 4  
Chabak, K.: HM-TuP-6, 4  
Charan, V.: EP+HM+MD-MoA-1, 1  
Chen, Z.: EP+HM+MD-MoA-7, 2  
Cherns, D.: EP+HM+MD-MoA-1, 1  
Cheung, C.: HM-TuP-6, 4  
— D —  
Davidson, L.: EP+HM+MD-MoA-5, 1  
Dryden, D.: EP+HM+MD-MoA-4, 1; EP+HM+MD-MoA-5, 1  
— E —  
Ellis, H.: HM-TuP-3, 4  
— F —  
Fu, K.: HM-TuP-3, 4  
— G —  
Gambin, V.: HM-TuP-6, 4  
Gong, J.: HM-TuP-6, 4  
Green, A.: EP+HM+MD-MoA-4, 1; EP+HM+MD-MoA-5, 1  
Gupta, C.: HM-TuP-6, 4  
— H —  
Hajzus, J.: HM-MoP-1, 3  
Heckman, E.: EP+HM+MD-MoA-5, 1  
Hendricks, N.: EP+HM+MD-MoA-4, 1; EP+HM+MD-MoA-5, 1  
Higashiwaki, M.: EP+HM+MD-MoA-7, 2

Hobart, K.: HM-MoP-1, 3

— I —

Islam, A.: EP+HM+MD-MoA-4, 1; EP+HM+MD-MoA-5, 1

— J —

Jacobs, A.: HM-MoP-1, 3  
Jang, H.: HM-TuP-6, 4  
Jessen, G.: HM-TuP-6, 4

— K —

Kim, D.: HM-TuP-6, 4  
Kim, H.: EP+HM+MD-MoA-1, 1  
Krishnamoorthy, S.: EP+HM+MD-MoA-6, 2  
Kuball, M.: EP+HM+MD-MoA-1, 1; EP+HM+MD-MoA-7, 2  
Kumar, S.: EP+HM+MD-MoA-7, 2

— L —

Leedy, K.: EP+HM+MD-MoA-5, 1  
Liddy, K.: EP+HM+MD-MoA-4, 1; EP+HM+MD-MoA-5, 1  
Lin, Q.: HM-TuP-6, 4  
Ling, Z.: EP+HM+MD-MoA-6, 2

— M —

Ma, Y.: HM-MoP-1, 3  
Ma, Z.: HM-TuP-6, 4  
Meng, L.: EP+HM+MD-MoA-3, 1  
Mirchandani, Y.: HM-TuP-5, 4  
Mishra, A.: EP+HM+MD-MoA-1, 1; EP+HM+MD-MoA-7, 2  
Mock, A.: HM-MoP-1, 3  
Moser, N.: EP+HM+MD-MoA-4, 1  
Mou, S.: EP+HM+MD-MoA-5, 1

— N —

Nandi, A.: EP+HM+MD-MoA-1, 1  
Ngo, M.: EP+HM+MD-MoA-4, 1

— O —

Osinsky, A.: EP+HM+MD-MoA-6, 2; HM-TuP-6, 4  
Ouchen, F.: EP+HM+MD-MoA-5, 1

— P —

Pandhi, T.: EP+HM+MD-MoA-5, 1  
Pasayat, S.: HM-TuP-6, 4  
Peterson, C.: EP+HM+MD-MoA-6, 2  
Piel, J.: EP+HM+MD-MoA-4, 1; EP+HM+MD-MoA-5, 1  
Pomeroy, J.: EP+HM+MD-MoA-1, 1  
— R —  
Roy, S.: EP+HM+MD-MoA-6, 2  
— S —  
Saha, C.: EP+HM+MD-MoA-3, 1  
Sanyal, I.: EP+HM+MD-MoA-1, 1  
Sepelak, N.: EP+HM+MD-MoA-4, 1; EP+HM+MD-MoA-5, 1  
Sharma, S.: EP+HM+MD-MoA-3, 1  
Singiseti, U.: EP+HM+MD-MoA-3, 1  
Smith, M.: EP+HM+MD-MoA-1, 1; EP+HM+MD-MoA-7, 2  
Spencer, J.: HM-MoP-1, 3  
— T —  
Tadger, M.: HM-MoP-1, 3  
— U —  
Uren, M.: EP+HM+MD-MoA-7, 2  
Usenko, A.: HM-TuP-1, 4  
— V —  
vaidya, A.: EP+HM+MD-MoA-3, 1  
— W —  
Walker, Jr., D.: EP+HM+MD-MoA-5, 1  
Wang, B.: HM-MoP-1, 3  
Wang, W.: EP+HM+MD-MoA-4, 1  
Williams, J.: EP+HM+MD-MoA-4, 1; EP+HM+MD-MoA-5, 1  
— X —  
Xiao, M.: HM-MoP-1, 3  
— Z —  
Zhang, Y.: HM-MoP-1, 3  
Zhao, H.: EP+HM+MD-MoA-3, 1  
Zhou, J.: HM-TuP-6, 4