

# Program Overview

Room /Time	Jefferson 2-3
WeM	EP1-WeM: Process & Devices III

# Wednesday Morning, August 10, 2022

## Electronic and Photonic Devices, Circuits and Applications Room Jefferson 2-3 - Session EP1-WeM

### Process & Devices III

Moderator: Uttam Singiseti, University of Buffalo, SUNY

9:15am **EP1-WeM-4 Remarkable Improvement of Conductivity in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> by High-Temperature Si Ion Implantation**, *Arka Sardar, T. Isaacs-Smith, S. Dhar*, Auburn University; *J. Lawson, N. Merrett*, Air Force Research Laboratory, USA

Monoclinic Beta Gallium Oxide ( $\beta$ -Ga<sub>2</sub>O<sub>3</sub>) is emerging as a promising wide bandgap semiconductor for high voltage electronics. Ion implantation is a key process for device fabrication as it provides a unique way to carry out selective area doping with excellent control. It has been demonstrated that Si implantation into (010)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> at room temperature followed by annealing at  $\sim$ 1000°C, results in an activation efficiency ( $\eta$ ) of 63% for Si concentrations up to  $\sim$ 5e19 cm<sup>-3</sup>. However, for higher concentrations, a severe drop of the  $\eta$  to 6% occurs [1]. In this work, we demonstrate that high-temperature implantation can be used to significantly improve this for heavily implanted  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>. In the case of SiC, implantation at  $>$  500°C results in superior conductivity due to lower defect densities and better recrystallization after annealing [2]. Based on this, we performed room temperature (RT, 25°C) and high temperature (HT, 600°C) Si implants into MBE grown 300 nm (010)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> films with energies of 275 keV and 425 keV through  $\sim$ 110 nm Mo and  $\sim$ 30 nm Al<sub>2</sub>O<sub>3</sub> layers; with a total of fluence of 2.4e15 cm<sup>-2</sup> or 4.8e15 cm<sup>-2</sup>. This was followed by annealing in flowing nitrogen at 970°C for 30 minutes to activate the dopants. SIMS shows the Si profile is  $\sim$ 400 nm deep with an average concentration of  $\sim$ 6.0e19 cm<sup>-3</sup> for the lower fluence samples, and expected to be  $\sim$ 1.2e20 cm<sup>-3</sup> for the higher fluence (SIMS ongoing). No significant difference in surface roughnesses were detected by AFM throughout the process. HRXRD shows structural defects after the implantation and partial crystallization recovery upon annealing, where the advantage was in favor of HT implantation. The ratio of the free electron concentration from Hall measurements and the total amount of Si in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> was used to determine the activation efficiencies. For the lower fluence, the HT sample shows only a  $\sim$ 6% improvement of  $\eta$  over the RT sample. Remarkably, for the higher fluence, while the RT sample was too resistive for measurement, the HT sample had  $\eta$  close to 70%, with a high sheet electron concentration of 3.3e15 cm<sup>-2</sup> and excellent mobility of 92.8 cm<sup>2</sup>/V·s at room temperature. These results are highly encouraging for achieving ultra-low resistance heavily doped  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> layers using ion implantation, which will be discussed further in this presentation.

#### References:

[1] K. Sasaki et al., Appl. Phys. Express 6, 086502 (2013).

[2] F. Roccaforte, et. al., Micro 2, 23 (2022).

#### Acknowledgments:

We acknowledge the support of the Department of Physics, Auburn University.

9:30am **EP1-WeM-5 Towards Lateral and Vertical Ga<sub>2</sub>O<sub>3</sub> Transistors for High Voltage Power Switching**, *Kornelius Tetzner, J. Würfl, E. Bahat-Treidel, O. Hilt*, Ferdinand-Braun-Institut, Leibniz-Institut für Höchstfrequenztechnik (FBH), Germany; *Z. Galazka, S. Bin Anooz, A. Popp*, Leibniz-Institut für Kristallzüchtung (IKZ), Germany **INVITED**

Gallium Oxide (Ga<sub>2</sub>O<sub>3</sub>) power switching devices are expected to boost efficiency of power converters predominately operating at comparatively high bias voltage levels in the kV range. Thanks to the extraordinarily high energy band gap of 4.9 eV a high device breakdown strength of about 8 MV/cm is expected. Thus it is possible to efficiently utilize these properties for very compact power devices with aggressively minimized gate to drain separation. This enables low resistive on-state and low leakage off-state properties. Most Ga<sub>2</sub>O<sub>3</sub> devices introduced so far rely on volume electron transport properties; only a few 2DEG devices have been demonstrated. In any case the values of electron mobility and saturation velocity in Ga<sub>2</sub>O<sub>3</sub> crystals may depend on crystal orientation and did not yet reach properties being comparable to more developed wide band gap semiconductor families such as GaN and SiC. – Nevertheless the benefit of Ga<sub>2</sub>O<sub>3</sub> devices

relates to the combination of high breakdown field and electron transport properties and the resulting compact device design strategies are already getting competitive to existing power switching technologies.

The presentation will give an overview on the current status of lateral and vertical Ga<sub>2</sub>O<sub>3</sub> devices with a special emphasis on results obtained at FBH and IKZ [1]. For both cases concepts for epitaxial layer structures and device designs suitable for reaching the targeted performance will be discussed especially in terms of breakdown voltage and channel current density. Critical points for device optimization such as type of gate recess in lateral transistors and concepts of critical electric field reduction in vertical transistors will be addressed.

[1] K. Tetzner, IEEE Electron Device Letters, vol. 40, No. 9, (2019), pp. 1503 - 1506.

10:00am **EP1-WeM-7 Comparison of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Mosfets With TiW and NiAu Metal Gates for High-Temperature Operation**, *Nicholas Sepelak*, KBR, Wright State University; *D. Dryden*, KBR; *R. Kahler*, University of Texas at Dallas; *J. William*, Air Force Research Lab, Sensors Directorate; *T. Asef*, Air Force Research Laboratory, Materials and Manufacturing Directorate; *H. Lee*, University of Illinois at Urbana-Champaign; *K. Gann*, Cornell University; *A. Popp*, Leibniz-Institut für Kristallzüchtung, Germany; *K. Liddy*, Air Force Research Lab, Sensors Directorate; *K. Leedy*, Air Force Research Laboratory, Sensors Directorate; *W. Wang*, Wright State University; *W. Zhu*, University of Illinois at Urbana-Champaign; *M. Thompson*, Cornell University; *S. Mou*, Air Force Research Laboratory, Materials and Manufacturing Directorate, USA; *K. Chabak*, *A. Green*, Air Force Research Laboratory, Sensors Directorate; *A. Islam*, Air Force Research Laboratory, Sensors Directorate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> offers a robust platform for operation of electronic devices at a high temperature because of its large band gap and low intrinsic carrier concentration. We have recently characterized the high temperature performance  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> field effect transistors using different gate metals in vacuum and air ambient at temperatures up to 500 °C.

The devices fabricated using TiW refractory metal gate and Al<sub>2</sub>O<sub>3</sub> gate dielectric exhibited stable operation up to 500 °C in vacuum and up to 450 °C in air [1]. Transfer ( $I_{DS}$ - $V_{GS}$ ) characteristics of a device were measured at various temperatures in vacuum and air. Extracted  $I_{MAX}/I_{MIN}$  for the vacuum test reduced from  $\sim$ 10<sup>4</sup> to 10<sup>2</sup> as temperature was increased up to 500 °C. During the vacuum characterization, the contact resistance remained unchanged at all temperatures and, therefore, device characteristics showed no degradation once devices were brought back to RT even after several hours of device operation at 500 °C in vacuum.

The devices, fabricated with Ni/Au gate metal and Al<sub>2</sub>O<sub>3</sub> gate dielectric, exhibited stable operation up to 500 °C in air [2]. The measured  $I_{D-V_{D}}$  characteristics showed no current degradation up to 450 °C. At 500 °C, the device exhibited a drop in  $I_{D}$ ; however, device characteristics recovered once the device is brought back to RT, even after 20 hours of device operation at 500 °C.

For tests in air ambient, both Ni/Au and Ti/W devices observed an increase in current with temperature due to activation carriers from dopants/traps in the device, however, both exhibited  $I_{MAX}/I_{MIN} < 10^2$  at 450 °C because of contact degradation. The barrier height of  $\phi_B \sim 1.0$  eV and 0.77 eV was calculated for the TiW/Al<sub>2</sub>O<sub>3</sub> and the NiAu/Al<sub>2</sub>O<sub>3</sub> interfaces, respectively using thermionic emission theory. Though the values of  $\phi_B$  for the Ti/W contacts was consistent with that expected from the work-function difference between TiW and Al<sub>2</sub>O<sub>3</sub>, the devices with Ni/Au yielded lower  $\phi_B$  presumably due to the diffusion of Ni and the partial crystallization of the Al<sub>2</sub>O<sub>3</sub> dielectric [3]. Our results suggest that with appropriate choice of metals and gate dielectrics, the stable 500 °C operation using  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> is achievable.

[1] Sepelak et al., "High-temperature operation of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET with TiW refractory metal gate," DRC, 2022.

[2] Sepelak et al., "First Demonstration of 500 °C Operation of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET in Air," CSW, 2022

[3] Islam et al., "Thermal stability of ALD-grown SiO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> on (010)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> substrates," DRC, 2022.

10:15am **EP1-WeM-8 High Electron Mobility Si-doped  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MESFETs**, *Arka Bhattacharyya*, University of Utah; *S. Roy*, University of California at Santa Barbara; *P. Ranga*, University of Utah; *S. Krishnamoorthy*, University of California at Santa Barbara

A hybrid low temperature - high temperature (LT-HT) buffer/channel stack growth is demonstrated using MOVPE with superior carrier mobility values. An LT-grown (600°C) undoped Ga<sub>2</sub>O<sub>3</sub> buffer (250-330 nm thick) is grown

# Wednesday Morning, August 10, 2022

followed by transition layers to a HT (810°C) Si-doped Ga<sub>2</sub>O<sub>3</sub> channel layers (~220 nm) without growth interruption. The (010) Fe-doped Ga<sub>2</sub>O<sub>3</sub> substrates were cleaned in HF for 30 mins prior to channel growth. From Hall measurements, this stack design is shown to have an effective RT Hall mobility values in the range 162 – 184 cm<sup>2</sup>/Vs for doped channel electron densities of 1.5-3.5×10<sup>17</sup> cm<sup>-3</sup> measured on multiple samples/substrates. These mobility values are higher than the state-of-the-art values in Ga<sub>2</sub>O<sub>3</sub> literature. Two types of (010) Fe-doped Ga<sub>2</sub>O<sub>3</sub> bulk substrates were used in this study: 5×5 mm<sup>2</sup> diced pieces from 10×15 mm<sup>2</sup> EFG-grown substrates from NCT, Japan and 2-inch CZ-grown bulk substrates from NG Synoptics, USA.

The charge and transport properties were also verified using CV, TLM, field-effect mobility ( $\mu_{FE}$ ) measurements and FET current characteristics. Few samples were processed for regrown ohmic contacts to minimize contact resistance. R<sub>C</sub> values of 1-2 Ω.mm were achieved. 3D electron densities were verified by CV measurements. Channel charge profile (from CV) showed the absence of any active parasitic charge below the buffer layer. R<sub>sh</sub> values from TLM measurements matched closely with Hall measurements. RT  $\mu_{FE}$  measured on FatFET structures (L<sub>G</sub> ~110um, L<sub>GS</sub>/L<sub>GD</sub> ~ 1um) showed peak values of 158 and 168 cm<sup>2</sup>/Vs in the doped region for electron densities of 3.5×10<sup>17</sup> cm<sup>-3</sup> and 2.1×10<sup>17</sup> cm<sup>-3</sup> respectively, which are also the highest values to be ever reported. MOSFETs and MESFETs with device dimensions L<sub>GS</sub>/L<sub>G</sub>/L<sub>GD</sub> = 1/2.5/5 um show max ON currents of ~200 mA/mm and ~130 mA/mm respectively. MESFETs show very high I<sub>ON</sub>/I<sub>OFF</sub> ~ 10<sup>10</sup> and ultra-low reverse leakage. OFF-state voltage blocking capabilities of these devices will be reported.

These buffer-engineered doped high-mobility Ga<sub>2</sub>O<sub>3</sub> channel layers with superior transport properties show great promise for Ga<sub>2</sub>O<sub>3</sub> power devices with enhanced performance.

**Acknowledgement:** This material is based upon work supported by the II-VI foundation Block Gift Program 2020-2022. This material is also based upon work supported by the Air Force Office of Scientific Research under award number FA9550-21-0078 (Program Manager: Dr. Ali Sayir). We thank AFRL sensors directorate for discussions.

## Author Index

**Bold page numbers indicate presenter**

### — A —

Asel, T.: EP1-WeM-7, 2

### — B —

Bahat-Treidel, E.: EP1-WeM-5, 2  
Bhattacharyya, A.: EP1-WeM-8, **2**  
Bin Anooz, S.: EP1-WeM-5, 2

### — C —

Chabak, K.: EP1-WeM-7, 2

### — D —

Dhar, S.: EP1-WeM-4, 2  
Dryden, D.: EP1-WeM-7, 2

### — G —

Galazka, Z.: EP1-WeM-5, 2  
Gann, K.: EP1-WeM-7, 2  
Green, A.: EP1-WeM-7, 2

### — H —

Hilt, O.: EP1-WeM-5, 2

### — I —

Isaacs-Smith, T.: EP1-WeM-4, 2  
Islam, A.: EP1-WeM-7, 2

### — K —

Kahler, R.: EP1-WeM-7, 2  
Krishnamoorthy, S.: EP1-WeM-8, 2

### — L —

Lawson, J.: EP1-WeM-4, 2  
Lee, H.: EP1-WeM-7, 2  
Leedy, K.: EP1-WeM-7, 2  
Liddy, K.: EP1-WeM-7, 2

### — M —

Merrett, N.: EP1-WeM-4, 2  
Mou, S.: EP1-WeM-7, 2

### — P —

Popp, A.: EP1-WeM-5, 2; EP1-WeM-7, 2

### — R —

Ranga, P.: EP1-WeM-8, 2  
Roy, S.: EP1-WeM-8, 2

### — S —

Sardar, A.: EP1-WeM-4, **2**  
Sepelak, N.: EP1-WeM-7, **2**

### — T —

Tetzner, K.: EP1-WeM-5, 2  
Thompson, M.: EP1-WeM-7, 2

### — W —

Wang, W.: EP1-WeM-7, 2  
William, J.: EP1-WeM-7, 2  
Würfl, J.: EP1-WeM-5, 2

### — Z —

Zhu, W.: EP1-WeM-7, 2