

# Program Overview

Room /Time	Jefferson 2-3
TuA	DI-TuA: Processes & Devices II

## Dielectric Interfaces

### Room Jefferson 2-3 - Session DI-TuA

#### Processes & Devices II

Moderator: Hongping Zhao, Ohio State University

3:45pm **DI-TuA-9 Dielectric Integration on (010)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>: Al<sub>2</sub>O<sub>3</sub>, SiO<sub>2</sub> Interfaces and their Thermal Stability**, *Ahmad Islam*, Air Force Research Laboratory; *A. Miesle*, University of Dayton; *M. Dietz*, Wright State University; *K. Leedy*, *S. Ganguli*, Air Force Research Laboratory; *G. Subramanyam*, University of Dayton; *W. Wang*, Wright State University; *N. Sepelak*, *D. Dryden*, KBR, Inc.; *T. Asef*, *A. Neal*, *S. Mou*, *S. Tetlak*, *K. Liddy*, *A. Green*, *K. Chabak*, Air Force Research Laboratory

Metal-oxide-semiconductor (MOS) devices made using the newest compound semiconductor  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> generally do not exhibit high quality, electronic-grade dielectric integration. These are mainly due to the deposition of dielectrics on low-quality substrates. The device fabrication processes also introduce additional defects within the device. The fabricated devices therefore have  $> 10^{12}$  cm<sup>-2</sup> defect density and show a large hysteresis during the C-V and I-V characterization and a large AC-DC dispersion during pulse characterization. A reduction of hysteresis and dispersion often uses a high temperature process that compromises the gate leakage and the breakdown strength of the dielectric. Dielectrics in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> devices also loses its integrity when devices are subjected to high temperature, extreme environment applications.

Here, we will highlight the general challenge for integrating dielectrics on  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>, address the associated requirements for obtaining high-quality dielectric and dielectric/ $\beta$ -Ga<sub>2</sub>O<sub>3</sub> interface, and present our recent works on the integration of Al<sub>2</sub>O<sub>3</sub> and SiO<sub>2</sub> dielectrics on (010)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> [1]. We will show how surface roughness can play key role in controlling interface defect density in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOS capacitors. We will also discuss the role of surface cleanliness (using, for example, piranha treatment), the removal of surface defective layer using HF, and the role of post-deposition annealing in reducing interface defect density [2]. Finally, we will compare the thermal stability of SiO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> deposited on (010)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> substrates [3]. All these considerations will eventually allow electronic-grade integration of dielectrics on  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> substrates needed to attain high breakdown voltage in power electronics applications and also to attain low AC-DC dispersion and high operating frequency in RF applications.

[1] Islam *et al.*, "Integration challenges for dielectric on  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> and their solutions," Proc. of GOMACTech, 2022, P31.

[2] Islam *et al.*, "Hysteresis-free MOSCAP made with Al<sub>2</sub>O<sub>3</sub>/(010) $\beta$ -Ga<sub>2</sub>O<sub>3</sub> interface using a combination of surface cleaning, etching and post-deposition annealing," Proc. of DRC, 2021, p. 9467169.

[3] Islam *et al.*, "Thermal stability of ALD-grown SiO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> on (010)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> substrates," Accepted, DRC, 2022.

4:00pm **DI-TuA-10 Deep Etch Field-Terminated  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Schottky Barrier Diodes With 4.2 MV/cm Parallel Plate Field Strength**, *Sushovan Dhara*, *N. Kalarickal*, *A. Dheenan*, *C. Joishi*, *S. Rajan*, The Ohio State University

$\beta$ -Ga<sub>2</sub>O<sub>3</sub> Schottky barrier diodes (SBDs) [1-2] are promising devices for next-generation kV-class power switching. In this work, we analyze the effect of BCl<sub>3</sub>/Cl<sub>2</sub> based dry etch on [100] and [010] etched vertical sidewalls and demonstrate a deep mesa etch design for efficient edge termination leading to parallel plate fields in excess of 4 MV/cm. We also report on significant depletion of the semiconductor to depths up to several 10's of micron, and remarkable anisotropy in this depletion. The work demonstrated here provides insight into the impact of etching on n-type Ga<sub>2</sub>O<sub>3</sub>, and shows a promising method to realize efficient field termination for high breakdown field strength SBDs.

Experimental: The SBDs reported here were fabricated on commercially available (001) n-doped  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> layers grown by halide vapor phase epitaxy (HVPE). To analyze etch damage in the etched vertical sidewall planes ([010], [100]), rectangular SBD patterns with varying lengths along (100) and (010) directions were designed and etched ( $\sim 4$   $\mu$ m) in ICP-RIE using BCl<sub>3</sub>/Cl<sub>2</sub> with the Pt anode metal as the hard mask. Two terminal reverse breakdown showed breakdown voltages of  $\sim 1150$  V (4.23 MV/cm) for the mesa edge terminated devices, whereas the planar devices broke at  $\sim 530$  V (2.87 MV/cm). The removal of material during the etch reduces image charges, and therefore enables very efficient field termination.

Analysis of the forward conduction characteristics shows some unusual effects of the plasma exposure creating deep lateral depletion on the order of 10's of microns. Rectangular mesa devices fabricated with the sidewalls as (010) planes were more susceptible to lateral depletion - devices with less than 100  $\mu$ m spacing between the (010) sidewalls were very resistive. On the other hand, such deep lateral depletion was not seen from the (100) sidewall. We conclude that the plasma exposure of (010) planes leads to the diffusion laterally into the material, creating defects deep inside the material. A possible reason for this could be the diffusion of BCl<sub>3</sub>/Cl<sub>2</sub> etch radicals along the (010) direction[3]. This is the first report of the anisotropic and remarkably deep depletion caused by plasma etching in Ga<sub>2</sub>O<sub>3</sub>. The high parallel plate field ( $> 4$  MV/cm) also suggests that with proper control, deep etching can be a promising way to achieve field termination in Ga<sub>2</sub>O<sub>3</sub> SBDs.

We acknowledge funding from DOE / National Nuclear Security Administration under Award Number(s) DE-NA000392, and AFOSR GAME MURI (Award No. FA9550-18-1-0479, project manager Dr. Ali Sayir).

References: [1] W. Li, et al., IEEE EDL, 2020. [2] Z. Xia et al., APL, 2019. [3] G. Alfieri et al., JAP., 2021.

4:15pm **DI-TuA-11 Demonstration of Low Thermal Resistance in Ga<sub>2</sub>O<sub>3</sub> Schottky Diodes by Junction-Side-Cooled Packaging**, *Boyan Wang*, *M. Xiao*, *J. Knoll*, *Y. Qin*, Virginia Polytechnic Institute and State University; *J. Spencer*, *M. Tadjer*, U.S. Naval Research Laboratory; *C. Buttay*, Univ Lyon, CNRS, INSA Lyon, Université Claude Bernard Lyon 1, Ecole Centrale de Lyon, Ampère, France; *K. Sasaki*, Novel Crystal Technology, Japan; *G. Lu*, *C. DiMarino*, *Y. Zhang*, Virginia Polytechnic Institute and State University

Ga<sub>2</sub>O<sub>3</sub> is a promising candidate for power electronics and RF applications, whereas a fundamental limitation of Ga<sub>2</sub>O<sub>3</sub> is its low thermal conductivity ( $k_T$ ). This work studies the impact of the packaging process on Ga<sub>2</sub>O<sub>3</sub> device characteristics and measures the junction-to-case thermal resistance ( $R_{\theta JC}$ ) of a 15 A double-side-packaged vertical Ga<sub>2</sub>O<sub>3</sub> Schottky barrier diode (SBD) under the bottom-side-cooling and junction-side-cooling schemes.

Fig. 1. shows the schematic and photo of the packaged Ga<sub>2</sub>O<sub>3</sub> SBD, device fabrication process [1], and the device structure. 100-nm Ti and 200-nm Ag were deposited on both anode and cathode as the contact layer for silver sintering. Besides serving as an adhesion layer, Ti also functions as a barrier layer to prevent Ag diffusion into Schottky metal in the subsequent sintering process.

Die attach is performed using a pressureless sintering process in air, using a nano-silver paste. The paste is stencil-printed through a 70  $\mu$ m thick, laser-cut mask. The size of the silver print is increased from 2.5 $\times$ 2.5 mm<sup>2</sup>, the size of the mask opening, to about 3 $\times$ 3 mm<sup>2</sup>. Once sintered, the assembly is encapsulated in a silicone elastomer for isolation. Fig. 2 summarizes the packaging process.

Fig. 3 shows the forward I-V, reverse C-V and I-V characteristics of the packaged Ga<sub>2</sub>O<sub>3</sub> SBD, revealing a turn-on voltage  $V_{on}$  of 0.9 V, a forward current of 15 A at 2.15 V, an on/off ratio of  $10^{10}$  extracted at 2 V/0 V, and a breakdown voltage of about 600 V.

Fig. 4 shows the I-V characteristics of the Ga<sub>2</sub>O<sub>3</sub> SBD before and after packaging. After packaging, the  $V_{on}$  increases, the differential on-resistance reduces, and both forward and reverse leakage current decreases. These shifts are believed to be due to the improvement of the Schottky contact after the 250°C sintering process.

The  $R_{\theta JC}$  measurement is detailed in [2], following the transient dual interface method, i.e., JEDEC 51-14 standard. Fig. 5 shows our  $R_{\theta JC}$  measurement set-up, the bottom- and junction-cooling measurements of the same packaged Ga<sub>2</sub>O<sub>3</sub> SBD. Fig. 6 shows a much lower  $R_{\theta JC}$  (0.5 K/W) under junction-side cooling as compared to the  $R_{\theta JC}$  (1.43 K/W) under the bottom-side cooling.

Table I benchmarks the  $R_{\theta JC}$  of our Ga<sub>2</sub>O<sub>3</sub> SBDs against commercial 600-V SiC SBDs with a similar current rating and different TO-series packages. The  $R_{\theta JC}$  of our junction-side cooled Ga<sub>2</sub>O<sub>3</sub> SBD is lower than that of the commercial SiC SBDs with similar package size and current rating. This shows the low  $k_T$  of Ga<sub>2</sub>O<sub>3</sub> can be overcome by packaging solutions.

[1] APL, vol. 115, no. 26, p. 263503, 2019.

[2] IEEE EDL, vol. 42, no. 8, pp. 1132-1135, 2021.

# Tuesday Afternoon, August 9, 2022

4:30pm **DI-TuA-12 High Temperature In-situ MOCVD-grown Al<sub>2</sub>O<sub>3</sub> Dielectric on (010)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> with 10 MV/cm Breakdown Field**, *Saurav Roy*, University of California Santa Barbara; *A. Bhattacharyya*, University of Utah; *C. Peterson*, *S. Krishnamoorthy*, University of California Santa Barbara

We report on the growth and characterization of in-situ Al<sub>2</sub>O<sub>3</sub> on (010)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> using metalorganic chemical vapor deposition (MOCVD). The in-situ Al<sub>2</sub>O<sub>3</sub> deposition provides an in-situ passivation to the underlying epitaxial  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> layer and protects the semiconductor surface from undesired contaminants. The MOCVD growth of Al<sub>2</sub>O<sub>3</sub> also facilitates high temperature dielectric deposition compared other conventional techniques, which is known to enhance the bulk and interface quality of the dielectric. The growth of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> was performed in an Agnitrion MOVPE reactor with far injection showerhead design using Triethylgallium and Oxygen as precursor gas at a growth temperature of 600 °C, which is followed by the growth of Al<sub>2</sub>O<sub>3</sub> layer at the growth temperature of 810 °C inside the same chamber using Trimethylaluminum and O<sub>2</sub> as precursors without breaking the vacuum. Thickness of the grown Al<sub>2</sub>O<sub>3</sub> layer was extracted to be 23 nm using Xray reflectivity measurements. Using capacitance voltage (CV) measurements, the dielectric constant of the Al<sub>2</sub>O<sub>3</sub> layer was extracted to be  $\sim$ 8. The fast and slow near interface traps at the in-situ Al<sub>2</sub>O<sub>3</sub>/ $\beta$ -Ga<sub>2</sub>O<sub>3</sub> interface were characterized using stressed CV measurements on metal oxide semiconductor capacitor (MOSCAP) structures. The sheet density of near interface trap states with fast and slow emission times were also calculated to be  $8.3 \times 10^{11} \text{ cm}^{-2}$  and  $1.5 \times 10^{11} \text{ cm}^{-2}$  respectively. The density of the interface states (initially filled and unfilled) and bulk oxide hole traps (D<sub>i</sub>) and their energy dependences were calculated to be  $5.4 \times 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$  using deep ultra-violet assisted CV technique, which is significantly lower than the ALD Al<sub>2</sub>O<sub>3</sub>/ $\beta$ -Ga<sub>2</sub>O<sub>3</sub> interface from literature. Furthermore, the breakdown voltage and leakage currents for the in-situ Al<sub>2</sub>O<sub>3</sub>/ $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSCAPs were evaluated using forward and reverse IV characteristics. In the accumulation regime with forward bias, the entire electric field drops across the oxide layer. An average peak breakdown field of approximately 10.2 to 10.6 MV/cm underneath the center of the anode is evaluated. High breakdown field in combination with a dielectric constant close to  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>, makes this an excellent dielectric/semiconductor platform for high performance device applications. This approach of in-situ dielectric deposition on  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> can pave the way as gate dielectrics for future  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> based high performance MOSFETs due to its promise of improved interface and bulk quality compared to other conventional dielectric deposition techniques. We acknowledge funding from AFOSR MURI program under Award No. FA9550-21-0078 (PM: Dr. Ali Sayir).

4:45pm **DI-TuA-13 Metal Oxide (PtO<sub>x</sub>) Schottky Contact with High- $\kappa$  Dielectric Field Plate for Improved Field Management in Vertical  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Devices**, *Esmat Farzana*, University of California Santa Barbara; *A. Bhattacharyya*, The University of Utah; *T. Itoh*, *S. Krishnamoorthy*, *J. Speck*, University of California Santa Barbara

$\beta$ -Ga<sub>2</sub>O<sub>3</sub> has emerged interest in high-power electronics due to its high breakdown field (8 MV/cm) and melt-grown substrates. To extract the full potential of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> devices, high reverse blocking capability and field management are fundamental requirements. However, this is challenging in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> due to absence of its p-type that limits high barrier formation in critical field regions. Hence, to enhance the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> diode performance, it is important to have high Schottky barrier material at surface as well as efficient field-plate dielectric. Toward this goal, we developed metal oxide (PtO<sub>x</sub>) Schottky contact with high- $\kappa$  dielectric (ZrO<sub>2</sub>) field plate in vertical  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> devices to support high electric field at both surfaces and edges. Vertical field-plate Schottky diodes were fabricated at UCSB with HVPE (001) 10  $\mu\text{m}$   $\beta$ -Ga<sub>2</sub>O<sub>3</sub> epitaxy (doping  $\sim 2 \times 10^{16} \text{ cm}^{-3}$ ). The devices had Ti/Au ohmic and Pt cap/PtO<sub>x</sub> Schottky of 100  $\mu\text{m}$  diameter. The PtO<sub>x</sub> was formed by reactive sputtering of Pt and oxygen. The field plates were investigated with different lengths, 15  $\mu\text{m}$  and 30  $\mu\text{m}$ , with sputter deposited dielectric ZrO<sub>2</sub> ( $\sim 215 \text{ nm}$ ). The ZrO<sub>2</sub> was chosen for its  $\sim 1.2 \text{ eV}$  conduction band offset with  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>, breakdown field  $> 3 \text{ MV/cm}$ , and dielectric constant of  $\sim 23$ . The PtO<sub>x</sub> Schottky properties were first characterized with current-voltage (I-V) and capacitance-voltage (C-V), and compared with that of Pt/ $\beta$ -Ga<sub>2</sub>O<sub>3</sub> from the same HVPE  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> sample. The PtO<sub>x</sub> Schottky had a significantly higher barrier height of  $\sim 2.1 \text{ eV}$  from both I-V and C-V compared to that of Pt with 1.35 eV (I-V)/ 1.6 eV (C-V). The similar barrier height for PtO<sub>x</sub> from I-V and C-V indicates its homogeneous interface. The forward current of the field-plate PtO<sub>x</sub> diodes also showed near unity ideality factor (1.17) and on-off ratio of  $\sim 10^{11}$ . The minimum specific on-resistance of the PtO<sub>x</sub> diodes was 2.6, 2.36, and 2.3 m $\Omega$ -cm<sup>2</sup> for devices without field plate, with field plate lengths of 15  $\mu\text{m}$ , and 30  $\mu\text{m}$  respectively. The reverse breakdown of

the diodes was characterized at the Univ. of Utah. A maximum breakdown voltage ( $V_{br}$ ) of 947 V was obtained with 30  $\mu\text{m}$  field plate whereas the diode with 15  $\mu\text{m}$  field plate and without field plate showed  $V_{br}$  of 882 V and 520 V, respectively. The consistent increase of  $V_{br}$  with field plates indicates their field management efficacy. SILVACO simulation showed a peak electric field of 5.12 MV/cm in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> and 3.5 MV/cm in ZrO<sub>2</sub> at  $V_{br} \sim 950 \text{ V}$ . The BFOM (0.4 GW/cm<sup>2</sup>) of our diodes is comparable or better than most of the reports. As the ZrO<sub>2</sub> breakdown limited to reach the full potential of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>, future work will include high breakdown dielectric to further improve the device performance.

5:00pm **DI-TuA-14 Field Plated  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Mis Diodes with High- $\kappa$  TiO<sub>2</sub> Interlayer for Increased Breakdown and Reduced Leakage Current**, *Nolan Hendricks*, Air Force Research Laboratory; UC Santa Barbara; *A. Green*, *A. Islam*, *K. Leedy*, *K. Iiddy*, *J. Williams*, Air Force Research Lab; *E. Farzana*, *J. Speck*, UC Santa Barbara; *K. Chabak*, Air Force Research Lab

$\beta$ -Ga<sub>2</sub>O<sub>3</sub> (BGO) is an ultra-wide bandgap ( $\sim 4.8 \text{ eV}$ ) semiconductor with disruptive potential for power electronics due to its predicted breakdown field of 8 MV/cm, ease of n-type doping, and availability of melt-grown native substrates. With no p-type doping, Schottky barriers are essential to limit reverse leakage current in rectifying BGO devices. However, reverse leakage current due to thermionic field emission in such devices exceeds the practical limit of 1 mA/cm<sup>2</sup> at surface fields ( $\mathcal{E}_{surf}$ )  $< 5 \text{ MV/cm}$  for barrier heights  $< 2.2 \text{ eV}$ , limiting the potential benefits of BGO. It is desirable to find a solution for reducing leakage current in diodes without efficiency losses from increased turn-on voltage ( $V_{on}$ ) or specific on-resistance ( $R_{on,sp}$ ). TiO<sub>2</sub> is a high  $\kappa$  ( $\sim 60$ ) dielectric with a conduction band edge  $\sim 0.3 \text{ eV}$  lower than BGO, presenting the potential for use in metal-interlayer (MIS) diodes to provide a wider tunneling barrier with no increased barrier height for forward conduction.

Pt/TiO<sub>2</sub>/ $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MIS diodes and Schottky barrier diodes (SBDs) with and without field plates were fabricated on  $\sim 5 \mu\text{m}$ ,  $6 \times 10^{16} \text{ cm}^{-3}$  (001) HVPE BGO on an n+ BGO substrate. A back side Ti/Au contact was RTA annealed at 470 °C for 60 s in N<sub>2</sub> ambient. TiO<sub>2</sub> (4.5 nm) was deposited by atomic layer deposition and removed with BOE in areas for SBDs. Pt/Au anode contacts were deposited, followed by 200 nm PECVD SiO<sub>2</sub> and Ti/Au field plate metal with 20  $\mu\text{m}$  overhang.

Forward current-voltage (I-V) behavior was measured for all device types. An ideality factor of 1.08 and 1.09 was fitted for SBDs and MIS diodes respectively. The minimum differential  $R_{on,sp}$  was  $\leq 1.2 \text{ m}\Omega\text{-cm}^2$  in all devices, and  $V_{on}$  extrapolated from the linear I-V was similar between the SBDs and MIS diodes at 1.4 V.

The leakage current and breakdown of the devices were measured under reverse bias. The SBDs experienced catastrophic breakdown at 453 V (no FP) and 495 V (FP), and both reached 1 mA/cm<sup>2</sup> leakage current at 235 V, corresponding to an  $\mathcal{E}_{surf}$  of 2.3 MV/cm. The MIS diodes experienced breakdown at 552 V (no FP) and 666 V (FP). 1 mA/cm<sup>2</sup> leakage current was observed at 408 V (no FP) and 574 V (FP), with corresponding  $\mathcal{E}_{surf}$  estimated to be 3.0 MV/cm and 3.5 MV/cm respectively. The BFOM of the field plated MIS diode was 370 MW/cm<sup>2</sup> for hard breakdown and 270 MW/cm<sup>2</sup> when limited to 1 mA/cm<sup>2</sup> leakage current, both of which are the best reported in their respective categories for BGO MIS diodes. The substrate resistance is expected to be  $\sim 0.9 \text{ m}\Omega\text{-cm}^2$ , so similarly fabricated devices with lower parasitic resistance are expected to achieve a BFOM  $> 1 \text{ GW/cm}^2$  with leakage  $< 1 \text{ mA/cm}^2$ .

## Author Index

**Bold page numbers indicate presenter**

### — A —

Asel, T.: DI-TuA-9, 2

### — B —

Bhattacharyya, A.: DI-TuA-12, 3; DI-TuA-13, 3

Buttay, C.: DI-TuA-11, 2

### — C —

Chabak, K.: DI-TuA-14, 3; DI-TuA-9, 2

### — D —

Dhara, S.: DI-TuA-10, 2

Dheenan, A.: DI-TuA-10, 2

Dietz, M.: DI-TuA-9, 2

DiMarino, C.: DI-TuA-11, 2

Dryden, D.: DI-TuA-9, 2

### — F —

Farzana, E.: DI-TuA-13, **3**; DI-TuA-14, 3

### — G —

Ganguli, S.: DI-TuA-9, 2

Green, A.: DI-TuA-14, 3; DI-TuA-9, 2

### — H —

Hendricks, N.: DI-TuA-14, **3**

### — I —

Islam, A.: DI-TuA-14, 3; DI-TuA-9, 2

Itoh, T.: DI-TuA-13, 3

### — J —

Joishi, C.: DI-TuA-10, 2

### — K —

Kalarickala, N.: DI-TuA-10, 2

Knoll, J.: DI-TuA-11, 2

Krishnamoorthy, S.: DI-TuA-12, 3; DI-TuA-13, 3

### — L —

Leedy, K.: DI-TuA-14, 3; DI-TuA-9, 2

liddy, K.: DI-TuA-14, 3

Liddy, K.: DI-TuA-9, 2

Lu, G.: DI-TuA-11, 2

### — M —

Miesle, A.: DI-TuA-9, 2

Mou, S.: DI-TuA-9, 2

### — N —

Neal, A.: DI-TuA-9, 2

### — P —

Peterson, C.: DI-TuA-12, 3

### — Q —

Qin, Y.: DI-TuA-11, 2

### — R —

Rajan, S.: DI-TuA-10, 2

Roy, S.: DI-TuA-12, **3**

### — S —

Sasaki, K.: DI-TuA-11, 2

Sepelak, N.: DI-TuA-9, 2

Speck, J.: DI-TuA-13, 3; DI-TuA-14, 3

Spencer, J.: DI-TuA-11, 2

Subramanyam, G.: DI-TuA-9, 2

### — T —

Tadger, M.: DI-TuA-11, 2

Tetlak, S.: DI-TuA-9, 2

### — W —

Wang, B.: DI-TuA-11, 2

Wang, W.: DI-TuA-9, 2

Williams, J.: DI-TuA-14, 3

### — X —

Xiao, M.: DI-TuA-11, 2

### — Z —

Zhang, Y.: DI-TuA-11, 2