

Patterning improvement and oxidation mitigation of $\text{Nb}_x\text{Ti}_{(1-x)}\text{N}$ metal lines processes for Superconducting Digital Logic Illustrations




Figure 1: TEM image of a two-metal level BEOL device using $\text{Nb}_x\text{Ti}_{(1-x)}\text{N}$ (NbTiN) for the metal lines (M1, M2) and Via (VI)




Figure 2: EDS analysis of $\text{Nb}_x\text{Ti}_{(1-x)}\text{N}$ metal line (MI) a) without post-etching treatment, using aC as a hard mask (HM) to pattern NbTiN ; b) with wet oxide removal followed by an ex situ SiN encapsulation of MI, using aC as HM ; c) with post-etch in situ SiN encapsulation and using SiO_x as HM to pattern NbTiN