

# Selective deposition of low k SiCOH and surface sialylations repair of low k dielectrics for nano Cu interconnects. (supplement figures 1-5)




Figure 1- Summary of Typical representative processes and improvement in Capacitance and TDDB in 36 nm Pitch devices with UV/Thermal Cure rbonsilane sialylation repair process implement post RIE damage and Selective Co eposition.




Figure 2- Time of Flight SIMS Analysis of SiCOH surface after Selective Co process showed some increase in carbon concentration on surface post surface Sialylation repair by Carbonsilane precursor.




Figure 3- Graphical illustration of Integrated 1x cycle Carbo-siloxane silylation repair and 10x cycles for ~6nm SiC(O) selective deposition with carbo-silane.




Figure 4- Silylation and SiC(O) Selective deposition on SiCOH\_Co Capped Cu patterned surface result with Scan Transmission electron Microscopy, Electron Emission Loss Spectroscopy Analyses: silylation repair penetrates into SiCOH and Selective growth of 6 nm SiC(O) after 10x cyclic processing steps.




Figure 5- Representative of Fully Aligned Via structure fabricated after Integrated silylation and Selective deposition of 4 nm SiC(O) with UV/Thermal Assisted Vapor Processing. Even with Slight/minor misalignment, the selective SiC(O) deposition provide >6 nm minimum spacing.