Monday Morning, June 27, 2022

Plenary Session

Room Auditorium - Session PS-MoM1

Plenary Session I

Moderators: Christophe Detavernier, Ghent University, Belgium, Erwin Kessels, Eindhoven University of Technology, Netherlands

9:00am PS-MoM1-2 Plenary Lecture: New Process Requirements Driven by More Than Moore and More Moore Device Integration Innovations, Steven Steen, ASML; P. Leray, IMEC, Belgium INVITED

Over fifty years of semiconductor innovation has targeted transistor device scaling in order to sell ever increasing functional performance at equivalent cost per function. This relentless drive for miniaturization and functional integration on Silicon has been described by Gordon Moore [1] and has colloquially become *Moore's law*. Continued scaling will bring new challenges in process and integration that will enable "more Moore". An orthogonal trend in the industry captured under the designation of "More than Moore" focuses on the continued cost and density scaling through other means than just geometric scaling. The non-volatile memory segment has been the first to

transition from 2D to 3D devices to enable continued NAND bit cost scaling. The additional performance scaling levers are being considered for DRAM and Logic and will introduce new dimensions to process requirements. The approach to the wider innovation will be expected to deliver the promise of continued performance, cost and functionality improvements for the next decades. In this presentation we will discuss "more Moore" and "more than Moore" device technologies and show how these bring new process integration challenges.

9:45am PS-MoM1-5 ALD 2020 Innovator Awardee Talk: Innovations in ALD Chemistry Open the Door to Applications, *Mikko Ritala*, University of Helsinki, Department of Chemistry, Finland INVITED

The success of ALD is built on chemistry. Whenever one wants to exploit the unique benefits of ALD with a new thin film material, proper precursors fulfilling the ALD criteria must be found for that material. Often new chemistry is needed for also those materials that have already earlier been deposited by ALD because the existing processes are not compatible with the new application. The connection works also the other way: once a new material and process is added to the ALD portfolio, it may be adopted into applications other than that originally possibly developed for. This talk will make an overview of development of ALD chemistry from the past to the future. Through selected examples it will be shown how innovations in precursor chemistry have made it possible to exploit ALD in new applications. Challenges, opportunities and directions for the ALD chemistry development and research will be discussed.

ALD processes consist of two or more precursors. Accordingly, breakthrough innovations can be made through metal precursors, nonmetal precursors, and the ways how these are combined. Examples will show all three approaches being used. Area selective ALD adds further needs and possibilities for innovations, like area selective etching of polymers.

Knowledge on ALD processes progresses through different levels. The first and also the most important one is finding the chemistry that deposits the desired film, while higher levels add progressively our understanding on that how the chemistry actually works. While the former is straightforward to test, the latter is much more challenging and rarely fully complete. Examples of successful reaction mechanism studies from the past and an outlook to the future will be given.

Tuesday Morning, June 28, 2022

Plenary Session

Room Auditorium - Session PS-TuM1

Plenary Session II

Moderators: Jean-François de Marneffe, IMEC, Erwin Kessels, Eindhoven University of Technology, Netherlands, Harm C.M. Knoops, Oxford Instruments Plasma Technology, Netherlands

8:45am PS-TuM1-2 Plenary Lecture: Atomic Layer Etching: Real World Utilization and Future Outlook, Angélique Raley, Tokyo Electron America, Inc.; H. Masanobu, Tokyo Electron Miyagi, Ltd., Japan; M. Hiromasa, Tokyo Electron Miyagi Ltd., Japan; T. Nishizuka, Tokyo Electron Miyagi, Ltd., Japan; P. Abel, J. Bannister, Tokyo Electron America, Inc.; P. Biolsi, TEL Technology Center, America, LLC; A. Ranjan, O. Zandi, Tokyo Electron America, Inc.; K. Subhadeep, TEL Technology Center, America, LLC; T. Hurd, Q. Wang, C. Netzband, S. Voronin, S. Arkalgud, Tokyo Electron America, Inc. INVITED

In recent years, device miniaturization and challenges in integration of semiconductor devices has led to an increased demand for ultra-high selectivity and atomic level control for both etch and deposition techniques. While ALD was first developed and widely adopted in semiconductor manufacturing, its ALE counterpart has made significant strides and has been explored for many critical applications ranging from self-aligned gate contact^[1], to advanced patterning^[2,3] and back end of line etching ^[4]. Commercial plasma based ALE systems have been leveraged starting at the 10nm logic node but the low throughput of true ALE processes has limited a broader adoption of the technology.

In this talk we review the historic expansion and implementation of ALE technology in advanced process nodes and contrast it with the latest technological advances in pulsed plasma. We also discuss the benefits and synergy of integrating ALD technologies with plasma etch to improve profile control and enable more degrees of freedom in process optimization. Finally we cover the increased variety of ALE process needs and opportunities for innovations as we continue to move into 3D integration constructs and new technology spaces.

[1] M. Honda and T. Katsunuma, "Etch challenges and evolutions for atomic-order control," 2016 IEEE 16th International Conference on Nanotechnology (IEEE-NANO), 2016, pp. 448-451, doi: 10.1109/NANO.2016.7751325

[2] Masanobu Honda et al. "Novel etch technologies utilizing atomic layer process for advanced patterning," Proc. SPIE 11329, Advanced Etch Technology for Nanopatterning IX, 1132905 (23 March 2020); https://doi.org/10.1117/12.2555805

[3] Sophie Thibaut et al. "EUV patterning using CAR or MOX photoresist at low dose exposure for sub 36nm pitch", Proc. SPIE 10589, Advanced Etch Technology for Nanopatterning VII, 105890M (17 April 2018); https://doi.org/10.1117/12.2300355

[4] Katie M. Lutker-Lee et al., "Low-k dielectric etch challenges at the 7 nm logic node and beyond: Continuous-wave versus quasiatomic layer plasma etching performance review", Journal of Vacuum Science & Technology A 37, 011001 (2019) https://doi.org/10.1116/1.5079410

9:30am PS-TuM1-5 ALD 2021 Innovator Awardee Talk: Up, Down and All Around: Controlling Atomic Placement in ALD, Stacey Bent, Stanford University INVITED

With the increased importance of functional nanoscale materials for applications such as electronics, catalysts, and batteries, the interest in atomic layer deposition (ALD) as a method for fabricating structures with atomic-level control is intensifying. Based on sequential, self-limiting gassurface reactions, ALD provides excellent capabilities for depositing thin solid films, nanoparticles, and other nanoscale materials while offering exceptional conformality, thickness control at the angstrom level, and tunable film composition. Yet despite the powerful film growth capabilities already attained with ALD, there is a compelling need to push the technique even further and control atomic placement not just in the direction of film growth, but also laterally. In this talk, I will describe research into the fundamental processes that drive ALD and ways to manipulate the chemistry to achieve area selective deposition, a bottomup growth strategy in which deposition is directed only to desired regions of a patterned substrate. Mechanistically, the reaction chemistry of both the ALD precursor and the co-reactant at the growth surface play important roles in the ALD process and can influence both nucleation and growth. Importantly, by modifying the substrate properties, e.g., by the application of molecular monolayers or other surface treatments, the

native reactivity of the surface with the ALD precursors can be altered to allow for area selective ALD. I will describe how area selectivity can be achieved across a range of different substrate and film materials, and also highlight challenges and potential solutions to reaching even high selectivities than currently possible.

10:00am PS-TuM1-7 ALE Student Award Finalist Talk: Direct Integration of HfO₂ ALD and Surface Selective ALE for Controlled HfO₂ Film Growth, *Landon Keller*, *S. Song*, *G. Parsons*, North Carolina State University

Hafnium oxide (HfO₂) thin films are highly desirable as dielectric materials in transistors and DRAM capacitors in the semiconductor industry due to their high dielectric constant. As device feature size continues to decrease with transition to complex 3D architectures, precise and isotropic methods of depositing and etching materials are needed beyond conventional deposition processes. Despite the growing demand for HfO₂ in nanoscale, complex devices, only few studies report compatible HfO₂ ALD and ALE processes suitable for modern applications.

In this work, we report an integrated HfO₂ ALD/ALE process using a novel etch system for HfO₂. ALD is performed using TDMAH and H₂O, while ALE is performed using WF₆ and BCl₃. The growth and etching rates were determined using an *in-situ* quartz crystal microbalance (QCM). Additionally, the integrated HfO₂ ALD and ALE processes can be supercycled to enhance growth on one surface while suppressing growth on another surface as a means of selective deposition. We evaluated HfO₂ ALD and ALE on various surfaces, including hydroxyl-terminated Si (Si-OH), hydrogen terminated Si (Si-H), thermal silicon dioxide (SiO₂), Ru with native oxide (RuO_x), Co with native oxide (CoO_x), and low-k material (SiCOH). The growth on each surface was studied using *ex-situ* spectroscopic ellipsometry and *ex-situ* x-ray photoelectron spectroscopy.

Previously, our group reported an integrated supercycling ALD/ALE process for controlled TiO₂ film growth on SiO₂ while suppressing growth on Si-H due to an ALD nucleation delay on Si-H.¹ This work focuses on an integrated supercycling ALD/ALE process for HfO₂ at 275°C, but utilizes surface selective ALE. Figure 1 shows QCM mass uptake of integrated HfO₂ ALD and ALE conducted at 275°C, demonstrating 0.11 nm/cycle ALD growth rate and 0.10 nm/cycle ALE etch rate. While the ALD growth rate is consistent on all surfaces studied here, the ALE etch rate is surface dependent. ALD/ALE supercycles were conducted on the aforementioned substrates. Figure 2 shows the HfO₂ film thickness on each starting substrate as a function of the number of supercycles. XPS confirms HfO₂ selective deposition on CoO_x and Si-H vs Si-OH and SiO₂.

 $\begin{array}{rrrr} \mbox{These results demonstrate a novel system for HfO_2 ALE as well as HfO_2 selective deposition through integrated ALD/ALE. We believe these findings provide valuable insight into selective deposition processes using surface selective ALE for bottom-up nanofabrication. \end{array}$

 Song, S. K.; Saare, H.; Parsons, G. N. Chem. Mater. 2019, 31 (13), 4793–4804.

10:15am **PS-TuM1-8 ALE Student Award Finalist Talk: First-principles Insight into Non-equilibrium Chemistry in PEALE of Silicon Nitride with Hydrofluorocarbons, Erik Cheng,** G. Hwang, University of Texas at Austin; *P. Ventzek, Z. Chen, S. Sridhar, A. Ranjan,* Tokyo Electron America

Low energy ion bombardment is a key component of plasma enhanced atomic layer etch (PEALE) which may induce surface reactions unlikely to occur under thermal conditions, moving such systems far from equilibrium. Due to short occurrence times and complexities, such non-equilibrium processes cannot readily be monitored and characterized by experimental techniques alone. They are also difficult to simulate using typical computational methods, as an accurate description of these highly disordered chemical systems requires relatively large system sizes with high chemical accuracy. The inherent randomness of ion bombardment effects at the atomic level further complicates matters, demanding a statistical approach to their study. Thus, a full understanding of the nonequilibrium processes in PEALE has remained elusive.

In this talk, we present a novel molecular dynamics approach based on the self-consistent-charge density-functional tight-binding (SCC-DFTB) method and its use to uncover the underlying mechanisms of PEALE of silicon nitride (SiN) with hydrofluorocarbons (HFCs). While different HFCs have been found to exhibit distinctly different ALE behaviors, a comparison study between two key HFCs, CF₄ and CH₃F, is discussed as an example.

Tuesday Morning, June 28, 2022

Even on a highly damaged SiN surface, both CF4 and CH3F are found to mostly remain physisorbed instead of reacting with the surface, which contradicts popular belief. Under ion bombardment, adsorbed CF4 and CH_3F are predicted to mainly decompose into $:CF_2$ + $2F^{\scriptscriptstyle -}$ and $CH_{3}{}^+$ + $F^{\scriptscriptstyle -},$ respectively. Our simulations clearly show the critical role of F in SiN ALE; this talk will cover detailed reaction pathways and energetics. This also suggests that the relative doubling of F production from CF4 decomposition can be responsible for the doubling of etch rate, compared to the case of $CH_3F\!\!$, as reported in experimental studies. We also find that CF_2 can be stable enough to be volatile during PEALE, potentially yielding nontrivial precursor loss. However, the presence of a lone pair in CF₂ can also allow for attacks on electron deficient sites on the SiN surface. Products of such reactions can donate more F to the surface with further bombardment. $\ensuremath{CH_3}$ fragments, in contrast, tend to be much more reactive with the surface, be less volatile, and can act as H donors upon further bombardment. Our work highlights the importance of accurately describing the formation and reaction dynamics of key intermediates associated with HFC precursor decomposition during the non-equilibrium PEALE process. The improved understanding provides fundamental insights into process optimization and precursor design required for next-generation device fabrication.

Wednesday Morning, June 29, 2022

Plenary Session

Room Auditorium - Session PS-WeM1

Plenary Session III

Moderators: Jolien Dendooven, Ghent University, Belgium, Christophe Detavernier, Ghent University, Belgium, Paul Poodt, Holst Centre / TNO

8:45am PS-WeM1-2 ALD 2022 Innovator Awardee Talk: Prospects of Atomic Layer Deposition for Cell-Stacking Technology of Semiconductor Memory Devices, Cheol Seong Hwang, Seoul National University, Korea (Republic of) INVITED

Atomic layer deposition (ALD) contributed to the scaling down of semiconductor devices for both memory and foundry sectors through its unmatched excellence in controlling the thickness and performance over three-dimensional structures. Furthermore, the types of materials that can be grown by the ALD have expanded from simple binary oxides to diverse and multi-component during the past decades, enabling further exploitation of ALD toward futuristic semiconductor devices. However, one of the biggest challenges in the general semiconductor business is the extremely high cost of fabrication, which is mainly related to the lithography processes requiring extreme-UV scanners. This problem is more severe for the memory business because of the relatively low chip prices than the processors. The memory industry was already aware of this problem, and the NAND flash had evolved from the planar- to the cellstacked structure when the design rule reached ~ 14 nm. A similar trend may come when dynamic random access memory (DRAM) reaches the ~ 10 nm technology node. It is still unclear when the DRAM industry will hit the ~ 10 nm technology node, but it will come within ~ 10 years. Looking back to the history of cell-stacking technology development of the NAND flash, which took ~ 6-7 years from the first paper publication to the first customer sample fabrication, it is time to focus more on the stackable DRAM cell technology. Besides, the currently suggested cell-stack structure of DRAM indicates several opportunities and challenges for the nano-scale thin film growth area via ALD; it may require an even higher performance of the material, ca. ultrahigh-k capacitor dielectrics. Nonetheless, it also offers a chance to use slightly thicker thin films in those structures that are not useful for the planar structures due to the stringent lateral geometry limitations.

This talk will shortly review the status and challenges of the current DRAM and NAND devices, especially from the viewpoints of ALD films. Then, it will cover the suggested or expected memory cell structures based on the cellstacking technology, in which the NAND is more apparent and DRAM is more obscure. Then, the requirements and challenges for the ALD films for those structures and processing are reviewed. Some of the recent progress achieved in the author's group will be described. The talk will end with remarks on the prospect of memory and the related ALD industry.

9:15am PS-WeM1-4 ALD Student Award Finalist Talk: Improving Self-Aligned Atomic Layer Deposited Gate Stacks for Electronic Applications,

Amy Brummer, D. Aziz, M. Filler, E. Vogel, Georgia Institute of Technology Area-selective atomic layer deposition (AS-ALD) is a promising method for the formation of bottom-up structures that can be inherently aligned with the underlying substrate material which would benefit electronics fabrication by reducing the number of photolithography steps and eliminating overlap capacitance. In this work, a previously developed process of forming a self-aligned gate stack [1] is used with various Si oxidation techniques to study methods to improve the semiconductoroxide interface quality and reduce defect density. A planar adaptation of the SCALES process [2] is combined with AS-ALD to form a self-aligned gate stack based on the underlying Si doping profile. First, a poly(methyl methacrylate) (PMMA) brush is grown from a planar Si surface patterned with regions of light and heavy doping. The PMMA brush is then selectively etched with KOH, which etches lightly doped Si much faster than heavily doped Si, resulting in a patterned PMMA film that covers heavily doped Si with exposed lightly doped Si regions. The patterned PMMA film enables the selective deposition of HfO2 and Pt on the lightly doped regions via AS-ALD by deactivating the heavily doped Si regions. XPS data confirms selective deposition of HfO2 and Pt (Figure 1), ultimately forming a metaloxide-semiconductor (MOS) structure suitable for a MOSFET gate stack. And electrical characterization shows expected C-V behavior for a Pt-HfO2-Si MOS capacitor structure (Figure 2). To improve electrical performance and reduce defect density, the impact of wet oxidation techniques (e.g. H₂O₂, SC-1 clean, SC-2 clean) prior to HfO₂ ALD on the semiconductor-oxide interface is examined. The MOS capacitor structures are characterized with ellipsometry, XPS and electrical characterization.

This work was supported by DARPA (W911NF2110298), the DOD through the National Defense Science and Engineering Graduate Fellowship Program, and the National Science Foundation (No. CMMI-1916953). This work was performed in part at the Georgia Tech Institute for Electronics and Nanotechnology, a member of the National Nanotechnology Coordinated Infrastructure (NNCI), which is supported by the National Science Foundation (No. ECCS-2025462).

[1] Brummer, Amy C., et al. Applied Physics Letters 119.14 (2021): 142901.

[2] Mohabir, Amar T., et al. ACS nano 14.1 (2020): 282-288.

9:30am PS-WeM1-5 ALD Student Award Finalist Talk: Towards High Throughput Molecular Layer Deposition of Alucone Films, Hardik Jain, Holst Centre / TNO, Netherlands; M. Creatore, Eindhoven University of Technology, The Netherlands; P. Poodt, Holst Centre / TNO, Netherlands The deposition rate and properties of MLD films are for a large part determined by what happens during the precursor exposure step. In some cases, however, the purge step is of equal importance, for example in the MLD of alucone films using trimethylaluminum (TMA) and ethylene glycol (EG). Due to the porosity of alucone films, the reactants during their exposure step not only react at the film surface but also tend to infiltrate into the film. The subsequent outgassing of the infiltrated reactant can take relatively very long thereby becoming the deposition rate-limiting step. If enough purge time is not provided for the reactant to outgas, it will lead to an additional CVD component alongside MLD in the overall growth. To employ/avoid the CVD component in the deposition process, we have also developed a kinetic model to correlate parameters like exposure times, partial pressures, purge times and deposition temperature to the amount of CVD component in the growth.

Additionally, we also looked into solutions to increase the deposition rate of the alucone films and amongst others found that using a bulkier precursor like DMAI instead of TMA can overcome the problem of precursor infiltration and increase the deposition rate of alucone processes by at least an order of magnitude. In this work, we also present a detailed investigation of MLD of alucone using DMAI as the aluminum precursor. The effect of deposition temperature and reactant purge times on deposition kinetics has been investigated and the DMAI alucone films have been compared with those prepared using TMA for their chemical environment and degradation showing striking similarities between both. The results demonstrate that in some cases less reactive and bulkier precursors like DMAI can indeed be used to increase the deposition rate of an MLD process. We believe that the above work could be extended to other MLD systems and can serve as a guide in designing efficient MLD reactors and processes.

9:45am PS-WeM1-6 ALD Student Award Finalist Talk: In-situ FTIR Analysis of Selectivity Loss Mechanism of TiO₂ Atomic Layer Deposition on Aminosilane-Passivated SiO₂ and H-terminated Si, Jan-Wilem Clerix, KU Leuven, NCSU, Imec, Belgium; G. Dianat, NCSU; A. Delabie, Imec, KU Leuven, Belgium; G. Parsons, NCSU

To increase selectivity in area-selective atomic layer deposition (ALD), research is focused on developing passivation layers that inhibit growth on non-growth surfaces. Such passivation layers have a number of requirements: they should form selectively on the non-growth surface, be stable at the process conditions and be unreactive towards the ALD precursors [1]. Different types of passivation layers have been developed, including self-assembled monolayers, small organic molecules and aminosilanes. The last of those show great promise for implementation in area-selective ALD schemes due to their selective reaction with SiO₂, stability at high temperatures and ability to inhibit both metal and metal oxide ALD.

In this study we further develop the understanding of the mechanisms of inhibition of common ALD precursors such as TiCl₄ and H₂O by in-situ Fourier-transform infrared spectroscopy. Firstly, the deposition of N,N-dimethylamino-trimethylsilane (DMATMS) is investigated on OH-terminated SiO₂ (SiO₂-OH) and H-terminated Si (Si-H). DMATMS reacts only with hydroxyl sites (-OH) on the surface, with a preference for isolated -OH. Most reactive sites are consumed in the first seconds of exposure. The fast reaction makes DMATMS ideally suited to be implemented in conventional ALD reactors. When the passivated SiO₂-OH is exposed TiCl₄, the formation of Ti-O does not coincide with a loss of trimethylsilyl termination of the surface. Instead, the absorption of TiCl₄ is due to unpassivated, H-bonded -OH, which is present since the trimethylsilyl coverage is sterically limited and DMATMS reacts preferentially with isolated -OH. The trimethylsilyl termination is stable against H₂O for extended exposures. On the Si-H, DMATMS serves to passivate any remaining -OH. Any passivation loss can

Wednesday Morning, June 29, 2022

be linked to loss of H-termination and adsorption of $TiCl_4$ on siloxane bridges. Encouragingly, we see that the addition of DMATMS creates an even better inhibited surface than pristine Si-H.

Overall, we conclude that DMATMS is an excellent choice for passivating agent due to its ability to inhibit a variety of processes and its applicability in passivation-deposition-etch cycles. Nonetheless, passivation of SiO₂-OH could be improved by combination with an additional, smaller passivating agent to limit the impact of steric hindrance.

[1] J. Yarbrough et al., J. Vac. Sci. Technol. A 39, 021002 (2021).

10:00am PS-WeM1-7 ALD Student Award Finalist Talk: Sacrificial Etching Kinetics Control Extent of Pattern Alignment in Area-Selective Atomic Layer Deposition (AS-ALD) via Simultaneous Deposition and Etching, Hannah Margavio, J. Kim, North Carolina State University; N. Arellano, IBM Almaden Research Center; G. Parsons, North Carolina State University

By the year 2040, electronic devices are projected to consume ~ 20% of all energy generated on Earth.¹ Therefore, current challenges such as feature misalignment in a semiconductor device, which causes open circuits, excess resistance, and power dissipation and can result in chip failure, must be overcome.² Accurate feature alignment from standard lithographic techniques is further hampered by continuous downscaling of integrated circuits, thus bottom-up patterning methods are needed to circumvent inherent variability in lithography. Area-selective atomic layer deposition (AS-ALD) poses a more sustainable patterning alternative to top-down processes by directing precursors to a particular reactive surface chemistry to deposit material only in that region, while preventing growth in an adjacent region.

Our group has previously demonstrated highly selective W-ALD on Si by simultaneously etching a neighboring TiO2 feature with a single precursor set (SiH_{4(g)} and WF_{6(g)}) for both reactions.³ The sacrificial etching reaction maintains selectivity throughout the process by consuming deposition precursors, thereby avoiding unwanted nucleation (Fig. 1). Herein, we show that the extent of selective W growth is controlled by the TiO₂ etching rate. We sequentially dose SiH₄ and WF₆ gases onto 100-nm thick TiO₂ lines patterned on Si (Fig. 2a) and evaluate the extent of selective W growth by scanning electron microscopy (SEM) and energy-dispersive x-ray spectroscopy (STEM-EDS) for various processing temperatures and SiH₄ exposures.

In the initial stages of TiO₂ etching, WF6 diffuses into the bulk of the feature, partially fluorinating it to form a porous oxy-fluoride layer WO_xF_y/TiO_yF₂.⁴ We show that at 280 °C (Fig. 2b), the etching rate is too fast, and the oxy-fluoride layer creates a rough sacrificial feature profile from formation of volatile WF₂O₂ and TiF₄. The subsequent SiH₄ dose remains trapped in the low-density layer after purging, initiating parasitic W growth. We show that selectivity can be maintained by controlling the sacrificial feature profile evolution. At lower reaction temperatures, TiO₂ etches slowly and conformally, thus preventing W nucleation.

The presented mechanism for AS-ALD is a way to perform both selective ALD and CVE with the same chemistry and processing conditions. This process not only improves selective W deposition abilities—a valuable material in semiconductor manufacturing—but also shows the success of an integrable ASD process that can be extended to more materials.

¹Decadal Plan for Semiconductors; SRC, 2021.

²Clark, R. et al. APL Mater. 2018

³Song, S. K. et al., ACS Nano 2021.

⁴Lemaire, P. C. et al., Chem. Mater. 2017

10:15am PS-WeM1-8 ALD Student Award Finalist Talk: Depositing Metal Oxides on Metalcones: Enhancing Initial Growth Through O₂ Plasma Densification, Juan Santo Domingo Peñaranda, M. Minjauw, J. Li, S. Vandenbroucke, J. Dendooven, C. Detavernier, Ghent University, Belgium Flexible devices for display/battery applications are gaining traction every day, but moisture sensitivity can be a concern. For this, Thin-Film Encapsulation (TFE) moisture barriers need to be used, but many current technologies rely on rigid barriers that crack and stop performing under flexible stress. As a solution, organic/inorganic thin film stacks are now widely explored for TFE.

In this context, we have studied O_2 plasma densification on MLD alucone¹, titanicone, tincone and zincone. We also investigated the effect of the growth of ALD metal oxides on metalcones with or without prior plasma densification to optimize the deposition of ALD/MLD multilayers.

Upon plasma treatment, all metalcone layers exhibited a similar behaviour. A bilayer structure was evidenced by X-ray reflectivity (XRR), composed of a (~2 nm thick) high-density layer on top of one with metalcone-similar density. The overall film thickness decreased and its evolution in both the dense and less-dense layer could be monitored with in-situ ellipsometry (Figure 1), revealing a saturating behavior. In Fourier-Transform Infrared Spectroscopy (FTIR), plasma-treated metalcones (PT-metalcones) showed a decrease in the C-O region and an increase in the C=O one (Figure 2), similar to aged metalcones. After several months of aging, only an increase in the O-H band was found. X-ray Photoelectron Spectroscopy (XPS) showed a decrease of C content in the top of the layers that did not reach zero. Thus, we conclude that O₂ plasma treatments on metalcones produce a partial densification of the layers. The O_2 radical species oxidise the topmost region of the hybrid film into its corresponding, dense oxide. However, O2 radicals penetrate deeper down the layer, oxidising the original alcoholic structure into an intermediate ketonic one. According to XPS, a material more similar to an oxycarbide may be formed.

Secondly, metal oxides were grown on top of their respective metalcones, and pristine and PT-metalcones were compared. Using in-situ ellipsometry, growth on pristine metalcones always suffered a delay until the oxide thickness started to increase(Figure 3)². However, an oxide layer immediately started growing on PT-metalcones, from cycle one, offering very accurate oxide thickness control. With this, we hope to have expanded the potential of using stacks of oxides and PT-metalcones for TFE applications. The use of O_2 plasma densifications could hold potential towards film-ratio optimisation for optimum performance at minimal film thicknesses.

- 1. Santo Domingo Peñaranda et al. Dalt. Trans.2021, 50 (4), 1224– 1232
- 2. Choi et al. ACS Appl. Mater. Interfaces2016, 8 (19), 12263– 12271

Author Index

-A-Abel, P.: PS-TuM1-2, 2 Arellano, N.: PS-WeM1-7, 5 Arkalgud, S.: PS-TuM1-2, 2 Aziz, D.: PS-WeM1-4, 4 — B — Bannister, J.: PS-TuM1-2, 2 Bent, S.: PS-TuM1-5, 2 Biolsi, P.: PS-TuM1-2, 2 Brummer, A.: PS-WeM1-4, 4 -C-Chen, Z.: PS-TuM1-8, 2 Cheng, E.: PS-TuM1-8, 2 Clerix, J.: PS-WeM1-6, 4 Creatore, M.: PS-WeM1-5, 4 — D — Delabie, A.: PS-WeM1-6, 4 Dendooven, J.: PS-WeM1-8, 5 Detavernier, C.: PS-WeM1-8, 5 Dianat, G.: PS-WeM1-6, 4 — F — Filler, M.: PS-WeM1-4, 4

Bold page numbers indicate presenter

— H — Hiromasa, M.: PS-TuM1-2, 2 Hurd, T.: PS-TuM1-2, 2 Hwang, C.: PS-WeM1-2, 4 Hwang, G.: PS-TuM1-8, 2 — J — Jain, H.: PS-WeM1-5, 4 — К — Keller, L.: PS-TuM1-7, 2 Kim, J.: PS-WeM1-7, 5 -L-Leray, P.: PS-MoM1-2, 1 Li, J.: PS-WeM1-8, 5 - M -Margavio, H.: PS-WeM1-7, 5 Masanobu, H.: PS-TuM1-2, 2 Minjauw, M.: PS-WeM1-8, 5 -N-Netzband, C.: PS-TuM1-2, 2 Nishizuka, T.: PS-TuM1-2, 2 — P — Parsons, G.: PS-TuM1-7, 2; PS-WeM1-6, 4; PS-WeM1-7, 5

Poodt, P.: PS-WeM1-5, 4 — R — Raley, A.: PS-TuM1-2, 2 Ranjan, A.: PS-TuM1-2, 2; PS-TuM1-8, 2 Ritala, M.: PS-MoM1-5, 1 — S — Santo Domingo Peñaranda, J.: PS-WeM1-8, 5 Song, S.: PS-TuM1-7, 2 Sridhar, S.: PS-TuM1-8, 2 Steen, S.: PS-MoM1-2, 1 Subhadeep, K.: PS-TuM1-2, 2 - v -Vandenbroucke, S.: PS-WeM1-8, 5 Ventzek, P.: PS-TuM1-8, 2 Vogel, E.: PS-WeM1-4, 4 Voronin, S.: PS-TuM1-2, 2 -w-Wang, Q.: PS-TuM1-2, 2 — Z — Zandi, O.: PS-TuM1-2, 2