FIGURES

Figure 1. Example of 2D material integration with high-k




Figure 2. TEM images after SiO_2 etch and metallization a) CW; b) Q-ALE respectively. a)





Figure 3. Current-voltage (I-V) and capacitance-voltage (C-V) measurements were performed on the $60x80um^2$ MIMCAP devices to extract the DC leakage current (I_{leak}), the hard breakdown voltage (V_{break}), and the oxide capacitance (C_{ox}).



REFERENCES

- [1] T. Schram et al., ESSDERC (2017)
- [2] C. Huyghebaert et al., IEDM (2018)
- [3] D. Radisic et al., SPIE (2019)